)]}'
{
  "commit": "cb2d94c54d1906072380d2d58384c95d538c3a7a",
  "tree": "02c839ff40fd47a181038db5efdf8e524ddb0e0c",
  "parents": [
    "aa9f18ab383862bd3faa813bd5696fda15030838"
  ],
  "author": {
    "name": "dineshannayya",
    "email": "dinesh.annayya@gmail.com",
    "time": "Tue Dec 21 11:38:11 2021 +0530"
  },
  "committer": {
    "name": "dineshannayya",
    "email": "dinesh.annayya@gmail.com",
    "time": "Tue Dec 21 11:38:11 2021 +0530"
  },
  "message": "block diagram and doc update\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "987945df87bc1f4c93a0c0c5f3b82d8574562f5c",
      "old_mode": 33188,
      "old_path": "README.md",
      "new_id": "5f59d8d34eb51f70e02c6e0fb036feb0c098a98b",
      "new_mode": 33188,
      "new_path": "README.md"
    },
    {
      "type": "modify",
      "old_id": "ade120585087a83d3cd935be3ff2ebafc5464775",
      "old_mode": 33188,
      "old_path": "docs/source/_static/Riscduino_Soc.png",
      "new_id": "cf6c8250283fd28c70626958e35adb8e876ca1c6",
      "new_mode": 33188,
      "new_path": "docs/source/_static/Riscduino_Soc.png"
    },
    {
      "type": "modify",
      "old_id": "51e4bebcb7e240d78db4752f4dc282c4f5e7cb6c",
      "old_mode": 33188,
      "old_path": "verilog/rtl/wb_interconnect/src/wb_interconnect.sv",
      "new_id": "f6ee7d83aec205bea3ced1dcf226211737ce7ccb",
      "new_mode": 33188,
      "new_path": "verilog/rtl/wb_interconnect/src/wb_interconnect.sv"
    }
  ]
}