)]}'
{
  "commit": "c057bacd841217a83363565daba026d8a493c2f7",
  "tree": "6a97592756c33fb78f0e43a8144a3002e0014967",
  "parents": [
    "47e853b0803805b654778d49338a57835b328bfc"
  ],
  "author": {
    "name": "dineshannayya",
    "email": "dinesh.annayya@gmail.com",
    "time": "Sat Aug 07 13:02:42 2021 +0530"
  },
  "committer": {
    "name": "dineshannayya",
    "email": "dinesh.annayya@gmail.com",
    "time": "Sat Aug 07 13:02:42 2021 +0530"
  },
  "message": "efabless/dv_setup moved as dineshannayya/dvsetup with updating latest iverilog + 64bit riscv gcc compile support, efabless core compile also moved from 32 bit to 64bit\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "8930c8178a335406e35444ffe81d293dd628e183",
      "old_mode": 33188,
      "old_path": "verilog/dv/risc_boot/Makefile",
      "new_id": "dcb19edfb126c02d42781b09673018f180360d30",
      "new_mode": 33188,
      "new_path": "verilog/dv/risc_boot/Makefile"
    },
    {
      "type": "modify",
      "old_id": "f27ba340ed3ccad5ad69c2b15d112d548c919fe0",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_i2cm/Makefile",
      "new_id": "089a8772fa2534ea645b6e167e0fc9d150e9195d",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_i2cm/Makefile"
    },
    {
      "type": "modify",
      "old_id": "9a747bed15094fbe7689d608b3dd25d8c554ee79",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_risc_boot/Makefile",
      "new_id": "c01b1ed54695891da22bd4c2e6f685ad3e427e3f",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_risc_boot/Makefile"
    },
    {
      "type": "modify",
      "old_id": "273745d16f396e39229251a284bece46d9f6b45e",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_spi/Makefile",
      "new_id": "bc48c2a46d7ac5bf3aa271e30b4f63c3ebeccb4f",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_spi/Makefile"
    },
    {
      "type": "modify",
      "old_id": "273e55efb6e0f929f9b0f70dbf45556d820328bf",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_uart/Makefile",
      "new_id": "0e4b390baa9d63ace36eb5c0ca53d5b9a8505069",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_uart/Makefile"
    },
    {
      "type": "modify",
      "old_id": "ca3c53e87f85bd553f30be67521199c0db851260",
      "old_mode": 33188,
      "old_path": "verilog/dv/wb_port/Makefile",
      "new_id": "c0cd3d896ef6f35cd75997ac2eb9424d54b5aa56",
      "new_mode": 33188,
      "new_path": "verilog/dv/wb_port/Makefile"
    },
    {
      "type": "modify",
      "old_id": "6bece2b653179a83f4b7ce492e777b21e84d3643",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/src/core/pipeline/scr1_pipe_lsu.sv",
      "new_id": "e9f45741f409a124ccd2e7068f96ceb01d9f3f28",
      "new_mode": 33188,
      "new_path": "verilog/rtl/syntacore/scr1/src/core/pipeline/scr1_pipe_lsu.sv"
    }
  ]
}