)]}'
{
  "commit": "a752b44a2dc565502c94f0332a728bc1a36d1da3",
  "tree": "cb8120a7d8d8c346d1ba5b6bd85acaf5e30b0163",
  "parents": [
    "be01ead0d353835c9db513a041d2b2393b6e062d"
  ],
  "author": {
    "name": "dineshannayya",
    "email": "dinesh.annayya@gmail.com",
    "time": "Fri Aug 27 13:43:34 2021 +0530"
  },
  "committer": {
    "name": "dineshannayya",
    "email": "dinesh.annayya@gmail.com",
    "time": "Fri Aug 27 13:43:34 2021 +0530"
  },
  "message": "riscv regression with coremark test passing\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "0906d4d66d99d2eca5f84ae728610f5a629e9c76",
      "old_mode": 33261,
      "old_path": "verilog/dv/model/mt48lc8m8a2.v",
      "new_id": "cf309f1314090a2ad6c1853529c7376ba8662cc9",
      "new_mode": 33261,
      "new_path": "verilog/dv/model/mt48lc8m8a2.v"
    },
    {
      "type": "modify",
      "old_id": "8aac4cced3b879672764b7176f5948f37a1425f7",
      "old_mode": 33188,
      "old_path": "verilog/dv/riscv_regress/Makefile",
      "new_id": "1958002f925de9769763fabe9df0b3e80e1f8296",
      "new_mode": 33188,
      "new_path": "verilog/dv/riscv_regress/Makefile"
    },
    {
      "type": "modify",
      "old_id": "37d6fb28b77addc9103ceb0dd438aa14cb5d5298",
      "old_mode": 33188,
      "old_path": "verilog/dv/riscv_regress/user_risc_regress_tb.v",
      "new_id": "57964a4054def02484111bd13bd4e1fa2e398bd4",
      "new_mode": 33188,
      "new_path": "verilog/dv/riscv_regress/user_risc_regress_tb.v"
    },
    {
      "type": "modify",
      "old_id": "bf69fd0b1f351e84b46e08199f8dc7c733913cd3",
      "old_mode": 33188,
      "old_path": "verilog/rtl/digital_core/src/glbl_cfg.sv",
      "new_id": "c852e19575914584ec6f9d48a7ee4e4a61836121",
      "new_mode": 33188,
      "new_path": "verilog/rtl/digital_core/src/glbl_cfg.sv"
    },
    {
      "type": "modify",
      "old_id": "90ba8664db6494caaac45ab6f66c37eb43b54c7d",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/benchmarks/coremark/Makefile",
      "new_id": "3903cd988e6bb2f031ce24dac7b9c486f60c914a",
      "new_mode": 33188,
      "new_path": "verilog/rtl/syntacore/scr1/sim/tests/benchmarks/coremark/Makefile"
    },
    {
      "type": "modify",
      "old_id": "8a1d0547734bf3461a274bc97d54c361eff17f5f",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/common/common.mk",
      "new_id": "2d354429f123ef63cd8b5b6b6206f3d0727d26d9",
      "new_mode": 33188,
      "new_path": "verilog/rtl/syntacore/scr1/sim/tests/common/common.mk"
    },
    {
      "type": "modify",
      "old_id": "d9074107d992063dd38c28e2af200dbd3cb5fade",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/common/link_tcm.ld",
      "new_id": "cb87b137d958ffb95702a87bb0e98e354accd43c",
      "new_mode": 33188,
      "new_path": "verilog/rtl/syntacore/scr1/sim/tests/common/link_tcm.ld"
    }
  ]
}