)]}'
{
  "commit": "66179f714c7c48607c73df1eedf6747a4e95c3c2",
  "tree": "0a66111646bf11a823ad5f5afb6203fb1440d663",
  "parents": [
    "f83393aa1d078ac30aa18fcd0a8b2ad5143dc635"
  ],
  "author": {
    "name": "dineshannayya",
    "email": "dinesh.annayya@gmail.com",
    "time": "Mon Aug 23 14:10:49 2021 +0530"
  },
  "committer": {
    "name": "dineshannayya",
    "email": "dinesh.annayya@gmail.com",
    "time": "Mon Aug 23 14:10:49 2021 +0530"
  },
  "message": "riscv_regress simulation works through docker\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "4076ba9fe95334bdec3823b5178ce3b28af1d4a2",
      "old_mode": 33188,
      "old_path": "verilog/dv/Makefile",
      "new_id": "a1ce832d6671f46634fd101a0d2d51b098ad44ef",
      "new_mode": 33188,
      "new_path": "verilog/dv/Makefile"
    },
    {
      "type": "modify",
      "old_id": "c1bba74717c60b51fd1a44533c0e1b46130a011c",
      "old_mode": 33188,
      "old_path": "verilog/dv/riscv_regress/Makefile",
      "new_id": "f6e545fe4381d77c59a8e12097e9218af1f6726e",
      "new_mode": 33188,
      "new_path": "verilog/dv/riscv_regress/Makefile"
    }
  ]
}