)]}'
{
  "commit": "39fb862df5177ab8e16c3d5b39df928083974d5b",
  "tree": "a397f29d1da7903dd95c03326a40c49e2c336433",
  "parents": [
    "fb7521330805fede0d3279baa57b8bd42ee49d72"
  ],
  "author": {
    "name": "dineshannayya",
    "email": "dinesh.annayya@gmail.com",
    "time": "Wed Sep 29 17:05:21 2021 +0530"
  },
  "committer": {
    "name": "dineshannayya",
    "email": "dinesh.annayya@gmail.com",
    "time": "Wed Sep 29 17:05:21 2021 +0530"
  },
  "message": "first version of riscduino with sdram removed, pinmux and sar_adc added\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "3e46499891af215c18c60abf84bd8d933bb909ea",
      "old_mode": 33188,
      "old_path": ".gitmodules",
      "new_id": "6b99e94f5d0bb081a95f3821b072950a396202d1",
      "new_mode": 33188,
      "new_path": ".gitmodules"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "13f2590e4b3a74b910dac56a6b757f5a66fd5212",
      "new_mode": 57344,
      "new_path": "caravel"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "8def5de91249ea4a8e82051f928c6231c0c13067",
      "new_mode": 33188,
      "new_path": "openlane/pinmux/base.sdc"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "a98636cbbaa76808b4e92c1a572c4e2a205fd984",
      "new_mode": 33261,
      "new_path": "openlane/pinmux/config.tcl"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "3c0397851006b46a0f1817ef411962670cf19284",
      "new_mode": 33188,
      "new_path": "openlane/pinmux/pin_order.cfg"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "ac93cf03658170b37a5309e98c1fae167c9cb3e7",
      "new_mode": 33188,
      "new_path": "openlane/sar_adc/config.tcl"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "de972f149c368159a7512826975977a7c8e37a8c",
      "new_mode": 33188,
      "new_path": "openlane/sar_adc/pdn.tcl"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "392a553ee177faa0d6a8d83149e372071a820f4a",
      "new_mode": 33188,
      "new_path": "openlane/sar_adc/pin_order.cfg"
    },
    {
      "type": "modify",
      "old_id": "a531c304ad249f5e07f8f3d78ae974a9b518b265",
      "old_mode": 33188,
      "old_path": "openlane/spi_master/base.sdc",
      "new_id": "e1510028059de80ac47f04dbe4b9286d3b608b45",
      "new_mode": 33188,
      "new_path": "openlane/spi_master/base.sdc"
    },
    {
      "type": "modify",
      "old_id": "63d486b7ecb914a340a54e6dec5235833b49ea7e",
      "old_mode": 33188,
      "old_path": "openlane/spi_master/pin_order.cfg",
      "new_id": "bfe29dc086857afa15166e2622a879e58a129a46",
      "new_mode": 33188,
      "new_path": "openlane/spi_master/pin_order.cfg"
    },
    {
      "type": "modify",
      "old_id": "394ddc6c4e6e4318255933e9435a82d8e4f17f8c",
      "old_mode": 33188,
      "old_path": "openlane/uart_i2cm_usb/pin_order.cfg",
      "new_id": "36b397b484a5cf469e32a7156e521b7f9adfa9dd",
      "new_mode": 33188,
      "new_path": "openlane/uart_i2cm_usb/pin_order.cfg"
    },
    {
      "type": "modify",
      "old_id": "908108a5f1e1d403b20cd4a041b6ff9f9afee7c1",
      "old_mode": 33188,
      "old_path": "openlane/user_project_wrapper/config.tcl",
      "new_id": "05749d4530cf722905442d10bc4cf89c957f99fb",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "890ad90485782cf09391869ecbd6cebe1bbb0a65",
      "old_mode": 33188,
      "old_path": "openlane/user_project_wrapper/macro.cfg",
      "new_id": "051c72b9e36ccd988440907ff9dd4be0a7330ce5",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/macro.cfg"
    },
    {
      "type": "modify",
      "old_id": "6c64bb6182f60b8bf72ee9501620c6418337d36c",
      "old_mode": 33188,
      "old_path": "openlane/wb_interconnect/pin_order.cfg",
      "new_id": "fe8cc0a232f50343035d23c8e970e17318bc9d7b",
      "new_mode": 33188,
      "new_path": "openlane/wb_interconnect/pin_order.cfg"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "838fe0329adfe553fe55b3bd3882b00178e58e3a",
      "new_mode": 33188,
      "new_path": "verilog/rtl/lib/pulse_gen_type1.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "9bc759eedf179a03c0b9f49796151acb3962ffb9",
      "new_mode": 33188,
      "new_path": "verilog/rtl/lib/pulse_gen_type2.sv"
    },
    {
      "type": "modify",
      "old_id": "44b2b1dcfb3577903dece72ff3f5f635e63f7172",
      "old_mode": 33261,
      "old_path": "verilog/rtl/lib/registers.v",
      "new_id": "e4a87a18991ee5be4dbde7d391fbcab841e34aff",
      "new_mode": 33261,
      "new_path": "verilog/rtl/lib/registers.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "4c917dc9c3347f34ad0e7196602a175da184cfe9",
      "new_mode": 33188,
      "new_path": "verilog/rtl/pinmux/src/gpio_control.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "331918da3024b8cd6361badac5c410e3924d895d",
      "new_mode": 33188,
      "new_path": "verilog/rtl/pinmux/src/gpio_intr.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "2b284be2382a92f529b66d076552b1a5186170f0",
      "new_mode": 33261,
      "new_path": "verilog/rtl/pinmux/src/pinmux.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "eba780d4d337642af090486c49138c0143a3e092",
      "new_mode": 33188,
      "new_path": "verilog/rtl/pinmux/src/pinmux_reg.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7a3077235028bdfeda59cc50524bb96d6d2815b3",
      "new_mode": 33188,
      "new_path": "verilog/rtl/pinmux/src/pwm.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7f58f421c680ffb794e9ed39010837bde1e32181",
      "new_mode": 33188,
      "new_path": "verilog/rtl/sar_adc/ACMP.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "543cd6eb2449a582595db7be89f4b2aa605b80dd",
      "new_mode": 33188,
      "new_path": "verilog/rtl/sar_adc/ACMP_HVL.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "8030e185cc02f564055db1cb6a5e982aed82a1fe",
      "new_mode": 33188,
      "new_path": "verilog/rtl/sar_adc/DAC_8BIT.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "9931483bbb7b84d8a5148de1f18878c45a47feaa",
      "new_mode": 33188,
      "new_path": "verilog/rtl/sar_adc/SAR.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "24dcf0f39ecd4adab5cb6be8138da3ff281b5b22",
      "new_mode": 33188,
      "new_path": "verilog/rtl/sar_adc/adc_reg.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "6514e98781e98bc852f167818081624828eaaa4e",
      "new_mode": 33188,
      "new_path": "verilog/rtl/sar_adc/sar_adc.sv"
    },
    {
      "type": "modify",
      "old_id": "042319ce8a5fdc16469ffb5e63a767bcf606c39c",
      "old_mode": 33188,
      "old_path": "verilog/rtl/spi_master/src/spim_top.sv",
      "new_id": "02aacc74a5b016d17d1951118acbbe8d1f4625bf",
      "new_mode": 33188,
      "new_path": "verilog/rtl/spi_master/src/spim_top.sv"
    },
    {
      "type": "modify",
      "old_id": "ad97a12f7b9e817eb07d9d92dd092b773513aae4",
      "old_mode": 33188,
      "old_path": "verilog/rtl/uart_i2c_usb/src/uart_i2c_usb.sv",
      "new_id": "69b31d47313e7f55b1785f3dcf73e823adc4ab04",
      "new_mode": 33188,
      "new_path": "verilog/rtl/uart_i2c_usb/src/uart_i2c_usb.sv"
    },
    {
      "type": "modify",
      "old_id": "d32b2efd42c57169a27628589b138cbd0a8bbad2",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "d5afe736827ab7d8bd6d087b42237dd204313ef1",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    },
    {
      "type": "modify",
      "old_id": "77a0163b643fcd75945e9f4dc1e1a1ac363fabfc",
      "old_mode": 33188,
      "old_path": "verilog/rtl/wb_interconnect/src/wb_interconnect.sv",
      "new_id": "05ed8f86de7cc7aeb50b37272c55e4c2d8cc44e0",
      "new_mode": 33188,
      "new_path": "verilog/rtl/wb_interconnect/src/wb_interconnect.sv"
    }
  ]
}