)]}'
{
  "commit": "9235745916b0d1089ed520470014f75fc5d84c7f",
  "tree": "7de8028d127cdbfa63b323a8db914dbd17a7543d",
  "parents": [
    "a901365afedf4f85c65a144fa971171f7ed44080"
  ],
  "author": {
    "name": "BYCakar",
    "email": "bycakar98@gmail.com",
    "time": "Thu Dec 30 22:34:48 2021 +0300"
  },
  "committer": {
    "name": "BYCakar",
    "email": "bycakar98@gmail.com",
    "time": "Thu Dec 30 22:34:48 2021 +0300"
  },
  "message": "Fixed bugs in RTL design\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "532363a07e8109af84c2111119ae713bca4b12c3",
      "old_mode": 33188,
      "old_path": "verilog/dv/turbo_encoder_gpio_test/turbo_encoder_gpio_test_tb.v",
      "new_id": "f815b175c5fe13d7f299836cd38a1fa64353a90c",
      "new_mode": 33188,
      "new_path": "verilog/dv/turbo_encoder_gpio_test/turbo_encoder_gpio_test_tb.v"
    },
    {
      "type": "rename",
      "old_id": "49d3205fa05ba5861585c6514165a5328c86e878",
      "old_mode": 33188,
      "old_path": "verilog/dv/turbo_encoder_la_test/Makefile",
      "new_id": "49d3205fa05ba5861585c6514165a5328c86e878",
      "new_mode": 33188,
      "new_path": "verilog/dv/turbo_encoder_wb_test/Makefile",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "e60e9e561a867102b413541f816d7670813fa4c8",
      "old_mode": 33188,
      "old_path": "verilog/dv/turbo_encoder_la_test/turbo_encoder_la_test.c",
      "new_id": "e60e9e561a867102b413541f816d7670813fa4c8",
      "new_mode": 33188,
      "new_path": "verilog/dv/turbo_encoder_wb_test/turbo_encoder_wb_test.c",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "f7babea1b0c23dec85745f11535b1077bcb7347c",
      "old_mode": 33188,
      "old_path": "verilog/dv/turbo_encoder_la_test/turbo_encoder_la_test_tb.v",
      "new_id": "e90c3dfa8d7c1009d785d3d8a5f2b80bfaa2c1d9",
      "new_mode": 33188,
      "new_path": "verilog/dv/turbo_encoder_wb_test/turbo_encoder_wb_test_tb.v",
      "score": 73
    },
    {
      "type": "modify",
      "old_id": "f7b7834d6613830d4aaa871b2b8aaa2481f79654",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_proj_example.v",
      "new_id": "98485ab3af90d433f2e6c75a545cf2722eece011",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_proj_example.v"
    }
  ]
}