)]}'
{
  "commit": "056af9a3708f139a79e6138eaada8d0971bf51b3",
  "tree": "4df630d6f216d43f7b39d2875708cb9c07fb8303",
  "parents": [
    "48e2c9a274604ce70779678e486c4b8692bc3125"
  ],
  "author": {
    "name": "Harrison Pham",
    "email": "harrison@harrisonpham.com",
    "time": "Sun Oct 24 17:07:45 2021 -0700"
  },
  "committer": {
    "name": "Harrison Pham",
    "email": "harrison@harrisonpham.com",
    "time": "Sun Oct 24 17:07:45 2021 -0700"
  },
  "message": "Add ring0 test out\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "16e2be46a54381910cd84bfc0bfe4c512d15aa06",
      "old_mode": 33188,
      "old_path": "ip/randsack/rtl/digitalcore_macro.v",
      "new_id": "4f134bc34f72eef26cbbcfd8b1f51736ad5ca974",
      "new_mode": 33188,
      "new_path": "ip/randsack/rtl/digitalcore_macro.v"
    },
    {
      "type": "modify",
      "old_id": "ff29a94d36b3c4dfec6cf9007680d86fb48b921a",
      "old_mode": 33188,
      "old_path": "verilog/dv/randsack_regrw_directed/randsack_regrw_directed.c",
      "new_id": "ace6adfd1fb29e151897a4b6a40a89abab8fcbe9",
      "new_mode": 33188,
      "new_path": "verilog/dv/randsack_regrw_directed/randsack_regrw_directed.c"
    },
    {
      "type": "modify",
      "old_id": "ef24cb66bed7eb942e08a477e0156b6ee84acf82",
      "old_mode": 33188,
      "old_path": "verilog/dv/randsack_regrw_directed/randsack_regrw_directed_tb.v",
      "new_id": "ca9b157e55e80a1ab384fe32c21cbeaf0e5a6e81",
      "new_mode": 33188,
      "new_path": "verilog/dv/randsack_regrw_directed/randsack_regrw_directed_tb.v"
    }
  ]
}