/root/cmos_only_self-biased_current_source/Makefile
/root/cmos_only_self-biased_current_source/docs/environment.yml
/root/cmos_only_self-biased_current_source/docs/Makefile
/root/cmos_only_self-biased_current_source/docs/source/index.rst
/root/cmos_only_self-biased_current_source/docs/source/conf.py
/root/cmos_only_self-biased_current_source/verilog/dv/Makefile
/root/cmos_only_self-biased_current_source/verilog/dv/mprj_por/mprj_por_tb.v
/root/cmos_only_self-biased_current_source/verilog/dv/mprj_por/Makefile
/root/cmos_only_self-biased_current_source/verilog/dv/mprj_por/mprj_por.c
/root/cmos_only_self-biased_current_source/verilog/rtl/example_por.v
/root/cmos_only_self-biased_current_source/verilog/rtl/uprj_analog_netlists.v
/root/cmos_only_self-biased_current_source/verilog/rtl/user_analog_proj_example.v
/root/cmos_only_self-biased_current_source/verilog/rtl/user_analog_project_wrapper.v
/root/cmos_only_self-biased_current_source/mag/user_analog_project_wrapper.ext
/root/cmos_only_self-biased_current_source/spi/lvs/run_lvs.sh
/root/cmos_only_self-biased_current_source/xschem/.spiceinit
/root/cmos_only_self-biased_current_source/openlane/Makefile
/root/cmos_only_self-biased_current_source/lib/sbcs1v8/mag/sbcs1v8.ext
/root/cmos_only_self-biased_current_source/lib/sbcs1v8/ngspice/.spiceinit
/root/cmos_only_self-biased_current_source/lib/vref5v0/mag/vref5v0.ext
/root/cmos_only_self-biased_current_source/lib/vref5v0/ngspice/.spiceinit
/root/cmos_only_self-biased_current_source/lib/sbcs5v0/mag/sbcs5v0.ext
/root/cmos_only_self-biased_current_source/lib/sbcs5v0/ngspice/.spiceinit
/root/cmos_only_self-biased_current_source/lib/vref1v8/mag/vref1v8.ext
/root/cmos_only_self-biased_current_source/lib/vref1v8/ngspice/.spiceinit
/root/cmos_only_self-biased_current_source/lib/ESD/mag/ESD.ext
/root/cmos_only_self-biased_current_source/netgen/run_lvs_wrapper_verilog.sh
/root/cmos_only_self-biased_current_source/netgen/run_lvs_por.sh
/root/cmos_only_self-biased_current_source/netgen/run_lvs_wrapper_xschem.sh