)]}'
{
  "commit": "a63e2e65ead8c1deabfa2555967b0ba87c11df1b",
  "tree": "a4638ec7f62a75c6018059bf4cadf1f40182065f",
  "parents": [
    "47e72012fe96473a20c94639c502a6ced7e9a834"
  ],
  "author": {
    "name": "manarabdelaty",
    "email": "manarabdelatty@aucegypt.edu",
    "time": "Thu Apr 08 20:32:40 2021 +0200"
  },
  "committer": {
    "name": "manarabdelaty",
    "email": "manarabdelatty@aucegypt.edu",
    "time": "Thu Apr 08 20:32:40 2021 +0200"
  },
  "message": "Makefile and RTL updates to run GL sim\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "8f8cfdb1d53b185b06b22da98f4968f99886fab4",
      "old_mode": 33188,
      "old_path": "verilog/dv/io_ports/Makefile",
      "new_id": "a8d05b4f4423ae6c9bdd5656905f44f06bf15aa4",
      "new_mode": 33188,
      "new_path": "verilog/dv/io_ports/Makefile"
    },
    {
      "type": "modify",
      "old_id": "cf7671accffc2f7392c49891a7a27fff25986b74",
      "old_mode": 33188,
      "old_path": "verilog/dv/la_test1/Makefile",
      "new_id": "33cf8acd92815a819bf13d4ba0c609d825e69320",
      "new_mode": 33188,
      "new_path": "verilog/dv/la_test1/Makefile"
    },
    {
      "type": "modify",
      "old_id": "da018a9e4e4a6522a6122a01a4f3fd07d252b0a9",
      "old_mode": 33188,
      "old_path": "verilog/dv/la_test2/Makefile",
      "new_id": "44da75840daefeab023876b75cc4978713fdc8f4",
      "new_mode": 33188,
      "new_path": "verilog/dv/la_test2/Makefile"
    },
    {
      "type": "modify",
      "old_id": "3b7eac0168cf8c48191c7e82319a6f300cd3b875",
      "old_mode": 33188,
      "old_path": "verilog/rtl/uprj_netlists.v",
      "new_id": "3534e4f306eae4a906bc43305381b9a34871c03e",
      "new_mode": 33188,
      "new_path": "verilog/rtl/uprj_netlists.v"
    },
    {
      "type": "modify",
      "old_id": "44e8eda5ca7d217b73fcf02ecca77d4f5d4bd3d3",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_proj_example.v",
      "new_id": "774121074abe9f4d81da64ec91427412623cca6c",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_proj_example.v"
    }
  ]
}