/root/vsdmemsoc/Makefile
/root/vsdmemsoc/docs/environment.yml
/root/vsdmemsoc/docs/Makefile
/root/vsdmemsoc/docs/source/index.rst
/root/vsdmemsoc/docs/source/conf.py
/root/vsdmemsoc/verilog/dv/Makefile
/root/vsdmemsoc/verilog/dv/la_test/Makefile
/root/vsdmemsoc/verilog/dv/la_test/la_test.c
/root/vsdmemsoc/verilog/dv/la_test/la_test_tb.v
/root/vsdmemsoc/verilog/rtl/rvmyth.v
/root/vsdmemsoc/verilog/rtl/uprj_netlists.v
/root/vsdmemsoc/verilog/rtl/user_proj_example.v
/root/vsdmemsoc/verilog/rtl/user_project_wrapper.v
/root/vsdmemsoc/verilog/rtl/clk_gate.v
/root/vsdmemsoc/verilog/rtl/sram_32_256_sky130A.v
/root/vsdmemsoc/verilog/rtl/include/rvmyth_gen.v
/root/vsdmemsoc/verilog/rtl/include/sp_default.vh
/root/vsdmemsoc/verilog/rtl/include/sp_verilog.vh
/root/vsdmemsoc/verilog/rtl/include/sandpiper.vh
/root/vsdmemsoc/verilog/rtl/include/sandpiper_gen.vh
/root/vsdmemsoc/openlane/Makefile
/root/vsdmemsoc/openlane/user_proj_example/config.json
/root/vsdmemsoc/openlane/user_proj_example/config.tcl
/root/vsdmemsoc/openlane/user_project_wrapper/config.json
/root/vsdmemsoc/openlane/user_project_wrapper/config.tcl