)]}'
{
  "commit": "9d3fb8960326215770319b45c25cfd35d3407be3",
  "tree": "332b1e5748699c08643e0d7898701bffd6b39df8",
  "parents": [
    "31abd712c1a098cf5dc4479d0b8124d653b1ccab"
  ],
  "author": {
    "name": "theatomb",
    "email": "23560806+theatomb@users.noreply.github.com",
    "time": "Sat Nov 06 12:24:20 2021 +0100"
  },
  "committer": {
    "name": "theatomb",
    "email": "23560806+theatomb@users.noreply.github.com",
    "time": "Sat Nov 06 12:24:20 2021 +0100"
  },
  "message": "printing test not working yet\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "714fe5b8ca9ae2eec0a94ce975242d090711b660",
      "old_mode": 33188,
      "old_path": "signoff/custom_sram/final_summary_report.csv",
      "new_id": "cacf6a37a4f2dd9141e2ce79c70e71cb32659309",
      "new_mode": 33188,
      "new_path": "signoff/custom_sram/final_summary_report.csv"
    },
    {
      "type": "delete",
      "old_id": "dca336646af967d2099149467b7c4fae7468a534",
      "old_mode": 33188,
      "old_path": "verilog/dv/testOut/preview.gtkw",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "rename",
      "old_id": "f4884cea0e393e009e09214872200ddf320eb6cf",
      "old_mode": 33188,
      "old_path": "verilog/dv/testOut/Makefile",
      "new_id": "7659d1ef3e3122edd43dcc77d8462d85b3f77df9",
      "new_mode": 33188,
      "new_path": "verilog/dv/testPrint/Makefile",
      "score": 99
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "6de4a62f8a24616b8fbc2ad5c888d5a886fbd2a8",
      "new_mode": 33188,
      "new_path": "verilog/dv/testPrint/preview.gtkw"
    },
    {
      "type": "rename",
      "old_id": "ce27d4fabd53c6a030cb554d3c5e95a419783da7",
      "old_mode": 33188,
      "old_path": "verilog/dv/testOut/testOut.c",
      "new_id": "6d66398ac8581d0042e6b615e654ed7d2f2e653e",
      "new_mode": 33188,
      "new_path": "verilog/dv/testPrint/testPrint.c",
      "score": 92
    },
    {
      "type": "rename",
      "old_id": "85a869f4d35c61c24a38ff8368ffc468d9dfe378",
      "old_mode": 33261,
      "old_path": "verilog/dv/testOut/testOut.hex",
      "new_id": "661f10238d1a065770f7528760fa206320b81c2a",
      "new_mode": 33261,
      "new_path": "verilog/dv/testPrint/testPrint.hex",
      "score": 83
    },
    {
      "type": "rename",
      "old_id": "2f75e932611baecf870db169696dcecac0d4dbd9",
      "old_mode": 33188,
      "old_path": "verilog/dv/testOut/testOut_tb.v",
      "new_id": "fb082e925ec236add2bb652f78c760d1c5fc30b2",
      "new_mode": 33188,
      "new_path": "verilog/dv/testPrint/testPrint_tb.v",
      "score": 77
    }
  ]
}