)]}'
{
  "commit": "bbaa5c74a828be158f86ec48a82ac4d24f941497",
  "tree": "681734de58c1a5da11ea3340e999b54a9e53faf9",
  "parents": [
    "08fee2e0155a42b067eda61601eda2b5ec321ed9"
  ],
  "author": {
    "name": "Tamas Hubai",
    "email": "mpw@htamas.net",
    "time": "Tue Oct 26 22:06:20 2021 +0200"
  },
  "committer": {
    "name": "Tamas Hubai",
    "email": "mpw@htamas.net",
    "time": "Tue Oct 26 22:06:20 2021 +0200"
  },
  "message": "Refactor some parameters to defines\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "ddd965f9b9f6e46ad74e393454c04336c1b49c8c",
      "old_mode": 33261,
      "old_path": "openlane/user_project/config.tcl",
      "new_id": "057b0b0ee6de1a278ded7f707cd1e562a3a840e5",
      "new_mode": 33261,
      "new_path": "openlane/user_project/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "0d7c26c4af47858bcceac9693b2cb6ba89fa43ba",
      "old_mode": 33188,
      "old_path": "verilog/rtl/alu.v",
      "new_id": "9a72dee61f56ab786e57d769bf2eb3075988338d",
      "new_mode": 33188,
      "new_path": "verilog/rtl/alu.v"
    },
    {
      "type": "modify",
      "old_id": "350b22a118299742b8ec1d33a07a036e9310e37d",
      "old_mode": 33188,
      "old_path": "verilog/rtl/cpu_core.v",
      "new_id": "fb3c2b134050b3ca9456c754a4a9d37e94dce409",
      "new_mode": 33188,
      "new_path": "verilog/rtl/cpu_core.v"
    },
    {
      "type": "modify",
      "old_id": "68717cffa80d047429627772c9ace4f39e32f413",
      "old_mode": 33188,
      "old_path": "verilog/rtl/debug_mux.v",
      "new_id": "a4b51499ef3f10df07b5c3722bd553870ae5e496",
      "new_mode": 33188,
      "new_path": "verilog/rtl/debug_mux.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "d3a87e7c2b2606bcb2832a78857f30bd8e735d1b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/defines.v"
    },
    {
      "type": "modify",
      "old_id": "c9e984cbaaf70366097103161e7fcc53c28983cd",
      "old_mode": 33188,
      "old_path": "verilog/rtl/entropy_pool.v",
      "new_id": "8a6713d73d000dc3d1c73fdea7bd631c60fecb0c",
      "new_mode": 33188,
      "new_path": "verilog/rtl/entropy_pool.v"
    },
    {
      "type": "modify",
      "old_id": "61638a91026bd5be43dc3545f7c137cf3d760c3b",
      "old_mode": 33188,
      "old_path": "verilog/rtl/instr_mem.v",
      "new_id": "cd78fcc1f71d365ed4acfc96c868bfab98d544dd",
      "new_mode": 33188,
      "new_path": "verilog/rtl/instr_mem.v"
    },
    {
      "type": "modify",
      "old_id": "91d670c11a1de83eb09d300ebb2ae0de5cf9a896",
      "old_mode": 33188,
      "old_path": "verilog/rtl/io_filter.v",
      "new_id": "13ac03f1a9f260ebc0b6c08cd401c849ea04fe03",
      "new_mode": 33188,
      "new_path": "verilog/rtl/io_filter.v"
    },
    {
      "type": "modify",
      "old_id": "67a0fc45f9a23a2473f0f4e9f9906f7d269e8243",
      "old_mode": 33188,
      "old_path": "verilog/rtl/io_filter_rev.v",
      "new_id": "ab592e4ec07f8b345297d48ba88bec03a586a5aa",
      "new_mode": 33188,
      "new_path": "verilog/rtl/io_filter_rev.v"
    },
    {
      "type": "modify",
      "old_id": "4089b7444c59a9051d106922dc45826960864202",
      "old_mode": 33188,
      "old_path": "verilog/rtl/io_pads.v",
      "new_id": "8fd771416c68c3abb9607fd9f016b6a528da90f4",
      "new_mode": 33188,
      "new_path": "verilog/rtl/io_pads.v"
    },
    {
      "type": "modify",
      "old_id": "f5d3288599ac68d8cc8adcc0f0b48a0fbc62d4dc",
      "old_mode": 33188,
      "old_path": "verilog/rtl/mcu.v",
      "new_id": "b726176691123bfca11324d85a1ce4ccf10e716f",
      "new_mode": 33188,
      "new_path": "verilog/rtl/mcu.v"
    },
    {
      "type": "modify",
      "old_id": "0afa424566c9e616220a5ab921f6e91783f5fa0b",
      "old_mode": 33188,
      "old_path": "verilog/rtl/mem_mesh.v",
      "new_id": "25a219c94e8680113dafcf40d67be3bfcd32f7e1",
      "new_mode": 33188,
      "new_path": "verilog/rtl/mem_mesh.v"
    },
    {
      "type": "modify",
      "old_id": "b5085275e2f1700dfc468cd19aa84b299029cb14",
      "old_mode": 33188,
      "old_path": "verilog/rtl/pin_compress.v",
      "new_id": "e20207092a8368018134e80446ffcf76d96fdf50",
      "new_mode": 33188,
      "new_path": "verilog/rtl/pin_compress.v"
    },
    {
      "type": "modify",
      "old_id": "bea24eb956e5956c2bb84f6f0c016e9fa7fa88a4",
      "old_mode": 33188,
      "old_path": "verilog/rtl/pin_decompress.v",
      "new_id": "1d81b8fb5e82e14c15e7251fcd140be7f8e5fad2",
      "new_mode": 33188,
      "new_path": "verilog/rtl/pin_decompress.v"
    },
    {
      "type": "modify",
      "old_id": "30d647a6ea7b3fe7d30b9d37cb0d8133cd2bbeb1",
      "old_mode": 33188,
      "old_path": "verilog/rtl/prng.v",
      "new_id": "0406b46b019ae2f530908f7bded052f58d04c090",
      "new_mode": 33188,
      "new_path": "verilog/rtl/prng.v"
    },
    {
      "type": "modify",
      "old_id": "9a635d3c32e7e51e60cb3fb8d6a343c0e2d5c8f3",
      "old_mode": 33188,
      "old_path": "verilog/rtl/prng_wrap.v",
      "new_id": "45f1543c00f2fb792b69b5088964ea4dc6ac144b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/prng_wrap.v"
    },
    {
      "type": "modify",
      "old_id": "b358bca9a3e2f2a06e0f4985304d958a09428c41",
      "old_mode": 33188,
      "old_path": "verilog/rtl/prog_mux.v",
      "new_id": "a013a11cc6af0e655ed1a2588c011e50771eaf05",
      "new_mode": 33188,
      "new_path": "verilog/rtl/prog_mux.v"
    },
    {
      "type": "modify",
      "old_id": "81e5d2e045a31a3232e092e9f629ffed09486efe",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project.v",
      "new_id": "5763c7fb0b9d72fbabfe86176c32199158d378a6",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project.v"
    },
    {
      "type": "modify",
      "old_id": "ccf755bd32c00ec42c6fe616267bee8082815a5b",
      "old_mode": 33188,
      "old_path": "verilog/rtl/wb_mux.v",
      "new_id": "f0145836d069d1ceb34cdd4443c8c2c11a6ae91e",
      "new_mode": 33188,
      "new_path": "verilog/rtl/wb_mux.v"
    }
  ]
}