)]}'
{
  "commit": "a456aeae90f96ea05b684646203c8fbc85efc308",
  "tree": "813c900bc08345557de951de21e3ce57681628fc",
  "parents": [
    "9d4892197408ae6e4fa411c630ab5afaf90293de"
  ],
  "author": {
    "name": "Tamas Hubai",
    "email": "mpw@htamas.net",
    "time": "Tue Oct 26 14:04:49 2021 +0200"
  },
  "committer": {
    "name": "Tamas Hubai",
    "email": "mpw@htamas.net",
    "time": "Tue Oct 26 14:04:49 2021 +0200"
  },
  "message": "Import verilog files to rtl \u0026 tb\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "f4e486c508613174b561a3dc4d7e6a415a9c75d5",
      "old_mode": 33188,
      "old_path": ".gitignore",
      "new_id": "b2a927bb882816f4bd7d72df391c4642867d67ff",
      "new_mode": 33188,
      "new_path": ".gitignore"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "c87ec059ce50246bca0945c7c994fd642411f714",
      "new_mode": 33188,
      "new_path": "verilog/dv/tb/alu_tb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7883ed86966758352a379a64fb7ab213553ec356",
      "new_mode": 33188,
      "new_path": "verilog/dv/tb/cpu_core_tb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "5127f03609e01c587cc420fe1ddbd1f7c47fae8b",
      "new_mode": 33188,
      "new_path": "verilog/dv/tb/debug_mux_tb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b501729ab5f04dd257e3653e157b9dfb16c54eac",
      "new_mode": 33188,
      "new_path": "verilog/dv/tb/entropy_pool_tb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "64167ff34f3faf2d63dbdf7090ab820c73bfedea",
      "new_mode": 33188,
      "new_path": "verilog/dv/tb/instr_mem_tb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "085d2e145a2f0a6acc5efee6a826758fe6194954",
      "new_mode": 33188,
      "new_path": "verilog/dv/tb/io_filter_rev_tb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "0bf940edb4651ed87f6ef77e4b680cdb4c65ebf9",
      "new_mode": 33188,
      "new_path": "verilog/dv/tb/io_filter_tb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "d05df8fbe05ab42d4e4aa0c2eb9a47cb564e0820",
      "new_mode": 33188,
      "new_path": "verilog/dv/tb/io_pads_tb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "1c475c329f97d55d428de98600f0450fb35f50a2",
      "new_mode": 33188,
      "new_path": "verilog/dv/tb/mcu_tb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "9b81a5fa7d3437c31ee9419243a52d20c1bc51f0",
      "new_mode": 33188,
      "new_path": "verilog/dv/tb/mem_mesh_tb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "6cb29eae32d347e725dfcc60872db5cd7fb1c2b0",
      "new_mode": 33188,
      "new_path": "verilog/dv/tb/pin_compress_tb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "09bb4320c65120d171f99ab636dafa39f1f805b3",
      "new_mode": 33188,
      "new_path": "verilog/dv/tb/pin_decompress_tb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "d010787e25a69eac6c3d8664b94a727f592ef4b0",
      "new_mode": 33188,
      "new_path": "verilog/dv/tb/prng_tb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "00a909aaf16744c63e24af4df5d183a7d5256020",
      "new_mode": 33188,
      "new_path": "verilog/dv/tb/prng_wrap_tb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "115abc8c55b8328daab5e5c0a55a680de0840bcc",
      "new_mode": 33188,
      "new_path": "verilog/dv/tb/prog_mux_tb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "484bc15fdc0143ceced0abc070df5c85d6107613",
      "new_mode": 33188,
      "new_path": "verilog/dv/tb/wb_mux_tb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "0d7c26c4af47858bcceac9693b2cb6ba89fa43ba",
      "new_mode": 33188,
      "new_path": "verilog/rtl/alu.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "912b50d0fafbafc7381c86d6a579336059a8dc25",
      "new_mode": 33188,
      "new_path": "verilog/rtl/cpu_core.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "68717cffa80d047429627772c9ace4f39e32f413",
      "new_mode": 33188,
      "new_path": "verilog/rtl/debug_mux.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "c9e984cbaaf70366097103161e7fcc53c28983cd",
      "new_mode": 33188,
      "new_path": "verilog/rtl/entropy_pool.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "61638a91026bd5be43dc3545f7c137cf3d760c3b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/instr_mem.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "91d670c11a1de83eb09d300ebb2ae0de5cf9a896",
      "new_mode": 33188,
      "new_path": "verilog/rtl/io_filter.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "67a0fc45f9a23a2473f0f4e9f9906f7d269e8243",
      "new_mode": 33188,
      "new_path": "verilog/rtl/io_filter_rev.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "4089b7444c59a9051d106922dc45826960864202",
      "new_mode": 33188,
      "new_path": "verilog/rtl/io_pads.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "f488b005c7139229ce278b3090218244f2ea0713",
      "new_mode": 33188,
      "new_path": "verilog/rtl/mcu.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "0afa424566c9e616220a5ab921f6e91783f5fa0b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/mem_mesh.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b5085275e2f1700dfc468cd19aa84b299029cb14",
      "new_mode": 33188,
      "new_path": "verilog/rtl/pin_compress.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "bea24eb956e5956c2bb84f6f0c016e9fa7fa88a4",
      "new_mode": 33188,
      "new_path": "verilog/rtl/pin_decompress.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "30d647a6ea7b3fe7d30b9d37cb0d8133cd2bbeb1",
      "new_mode": 33188,
      "new_path": "verilog/rtl/prng.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "9a635d3c32e7e51e60cb3fb8d6a343c0e2d5c8f3",
      "new_mode": 33188,
      "new_path": "verilog/rtl/prng_wrap.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b358bca9a3e2f2a06e0f4985304d958a09428c41",
      "new_mode": 33188,
      "new_path": "verilog/rtl/prog_mux.v"
    },
    {
      "type": "modify",
      "old_id": "3537de803dd1d472e447f0791344cbf5c9391455",
      "old_mode": 33188,
      "old_path": "verilog/rtl/uprj_netlists.v",
      "new_id": "b7ceb05eb9de5bbb332321a76880907a6a478e16",
      "new_mode": 33188,
      "new_path": "verilog/rtl/uprj_netlists.v"
    },
    {
      "type": "delete",
      "old_id": "26081e98ecdd98ac1a677c29dfbd5fb0dbc4ee53",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_proj_example.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "3b1b0ede06bc2cddfb46d91006435200d6bcca2b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project.v"
    },
    {
      "type": "modify",
      "old_id": "5ee1ceecfb5f08335c33a73de2e09ef869af17a9",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "505791547832aa8ade0d5eafa1b10b237b92e8d6",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e24244e11207df4e6097c8465b84bd5aba750497",
      "new_mode": 33188,
      "new_path": "verilog/rtl/wb_mux.v"
    }
  ]
}