)]}'
{
  "commit": "0ae7f0121712222f94a1333485329d56d291355d",
  "tree": "cc9fa2ebbe475005f75da03b50e28deec735a6de",
  "parents": [
    "bbaa5c74a828be158f86ec48a82ac4d24f941497"
  ],
  "author": {
    "name": "Tamas Hubai",
    "email": "mpw@htamas.net",
    "time": "Tue Oct 26 22:35:32 2021 +0200"
  },
  "committer": {
    "name": "Tamas Hubai",
    "email": "mpw@htamas.net",
    "time": "Tue Oct 26 22:35:32 2021 +0200"
  },
  "message": "Refactor other parameters to wires\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "fb3c2b134050b3ca9456c754a4a9d37e94dce409",
      "old_mode": 33188,
      "old_path": "verilog/rtl/cpu_core.v",
      "new_id": "bfe88308bf387c29f8029714126459b7557b0e49",
      "new_mode": 33188,
      "new_path": "verilog/rtl/cpu_core.v"
    },
    {
      "type": "modify",
      "old_id": "b726176691123bfca11324d85a1ce4ccf10e716f",
      "old_mode": 33188,
      "old_path": "verilog/rtl/mcu.v",
      "new_id": "941bc3db8dee13af3f4940712e322fbe67381634",
      "new_mode": 33188,
      "new_path": "verilog/rtl/mcu.v"
    },
    {
      "type": "modify",
      "old_id": "0406b46b019ae2f530908f7bded052f58d04c090",
      "old_mode": 33188,
      "old_path": "verilog/rtl/prng.v",
      "new_id": "2a2fa8952e5ce720d98e7f41b59f08017d9d9607",
      "new_mode": 33188,
      "new_path": "verilog/rtl/prng.v"
    },
    {
      "type": "modify",
      "old_id": "45f1543c00f2fb792b69b5088964ea4dc6ac144b",
      "old_mode": 33188,
      "old_path": "verilog/rtl/prng_wrap.v",
      "new_id": "9bb22907a0c85f5cdd570424f5b39a9d43acc0e3",
      "new_mode": 33188,
      "new_path": "verilog/rtl/prng_wrap.v"
    }
  ]
}