)]}'
{
  "commit": "eec9cf9b3bf2a2d0de8aad17eeaaa060ed34f9e6",
  "tree": "dcaa4f66e01b801391baf51e1edada8ebb139590",
  "parents": [
    "86056735f8974f88f928c182697549212d22720e"
  ],
  "author": {
    "name": "Tamas Hubai",
    "email": "mpw@htamas.net",
    "time": "Mon Nov 15 16:39:41 2021 +0100"
  },
  "committer": {
    "name": "Tamas Hubai",
    "email": "mpw@htamas.net",
    "time": "Mon Nov 15 16:39:41 2021 +0100"
  },
  "message": "Add source files\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "f4e486c508613174b561a3dc4d7e6a415a9c75d5",
      "old_mode": 33188,
      "old_path": ".gitignore",
      "new_id": "b2a927bb882816f4bd7d72df391c4642867d67ff",
      "new_mode": 33188,
      "new_path": ".gitignore"
    },
    {
      "type": "modify",
      "old_id": "7ac305c7e18ae43f07a14384b8c04e2e4e62c272",
      "old_mode": 33261,
      "old_path": "openlane/user_project/config.tcl",
      "new_id": "82334ea0b3e850920ba2f434a9d043adf96bdf07",
      "new_mode": 33261,
      "new_path": "openlane/user_project/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "36c664e1322cb39994805d17a24e087f9464908d",
      "old_mode": 33261,
      "old_path": "openlane/user_project_wrapper/config.tcl",
      "new_id": "39f574bba65d9218876c83af82e5ca3a2c2984fb",
      "new_mode": 33261,
      "new_path": "openlane/user_project_wrapper/config.tcl"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "699b7645401e2d2d11a1d054bc701fb48cae350f",
      "new_mode": 33188,
      "new_path": "verilog/rtl/defines.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "1370f2c5bf4056c67bcf18aa92a0b1dac2531395",
      "new_mode": 33188,
      "new_path": "verilog/rtl/logic_cell.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "3d160c34b743025563fe6268126a879388363d94",
      "new_mode": 33188,
      "new_path": "verilog/rtl/logic_grid.v"
    },
    {
      "type": "modify",
      "old_id": "8174ffd2cdeaeaa560cc037d01f7ff72cf66ef44",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project.v",
      "new_id": "db163fecfa0c764cf10377f5bc3405d204eb4b08",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project.v"
    },
    {
      "type": "modify",
      "old_id": "b47c8071f4efc07942e588a8399c390ecb4e0af9",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "505791547832aa8ade0d5eafa1b10b237b92e8d6",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    }
  ]
}