/root/two_stage_cmos_opamp_with_frequency_compensation/Makefile
/root/two_stage_cmos_opamp_with_frequency_compensation/docs/environment.yml
/root/two_stage_cmos_opamp_with_frequency_compensation/docs/Makefile
/root/two_stage_cmos_opamp_with_frequency_compensation/docs/source/index.rst
/root/two_stage_cmos_opamp_with_frequency_compensation/docs/source/conf.py
/root/two_stage_cmos_opamp_with_frequency_compensation/verilog/dv/Makefile
/root/two_stage_cmos_opamp_with_frequency_compensation/verilog/dv/mprj_por/mprj_por_tb.v
/root/two_stage_cmos_opamp_with_frequency_compensation/verilog/dv/mprj_por/Makefile
/root/two_stage_cmos_opamp_with_frequency_compensation/verilog/dv/mprj_por/mprj_por.c
/root/two_stage_cmos_opamp_with_frequency_compensation/verilog/rtl/example_por.v
/root/two_stage_cmos_opamp_with_frequency_compensation/verilog/rtl/uprj_analog_netlists.v
/root/two_stage_cmos_opamp_with_frequency_compensation/verilog/rtl/user_analog_proj_example.v
/root/two_stage_cmos_opamp_with_frequency_compensation/verilog/rtl/user_analog_project_wrapper.v
/root/two_stage_cmos_opamp_with_frequency_compensation/mag/sky130A.tech
/root/two_stage_cmos_opamp_with_frequency_compensation/mag/opamp2.ext
/root/two_stage_cmos_opamp_with_frequency_compensation/xschem/xschemrc
/root/two_stage_cmos_opamp_with_frequency_compensation/xschem/example_por.sch
/root/two_stage_cmos_opamp_with_frequency_compensation/xschem/example_por.sym
/root/two_stage_cmos_opamp_with_frequency_compensation/xschem/example_por_tb.spice.orig
/root/two_stage_cmos_opamp_with_frequency_compensation/xschem/test.data
/root/two_stage_cmos_opamp_with_frequency_compensation/xschem/user_analog_project_wrapper.sym
/root/two_stage_cmos_opamp_with_frequency_compensation/xschem/example_por_tb.sch
/root/two_stage_cmos_opamp_with_frequency_compensation/xschem/user_analog_project_wrapper.sch
/root/two_stage_cmos_opamp_with_frequency_compensation/xschem/analog_wrapper_tb.sch
/root/two_stage_cmos_opamp_with_frequency_compensation/xschem/.spiceinit
/root/two_stage_cmos_opamp_with_frequency_compensation/openlane/Makefile
/root/two_stage_cmos_opamp_with_frequency_compensation/OPAMP_Layout_Files/opamp1.ext
/root/two_stage_cmos_opamp_with_frequency_compensation/OPAMP_Layout_Files/sky130A.tech
/root/two_stage_cmos_opamp_with_frequency_compensation/OPAMP_Layout_Files/mimcapt.ext
/root/two_stage_cmos_opamp_with_frequency_compensation/OPAMP_Layout_Files/opamp2.ext
/root/two_stage_cmos_opamp_with_frequency_compensation/OPAMP_Layout_Files/res.ext
/root/two_stage_cmos_opamp_with_frequency_compensation/netgen/run_lvs_wrapper_verilog.sh
/root/two_stage_cmos_opamp_with_frequency_compensation/netgen/run_lvs_por.sh
/root/two_stage_cmos_opamp_with_frequency_compensation/netgen/run_lvs_wrapper_xschem.sh