)]}'
{
  "commit": "a7664e879dcd422b42b989388cba795c12cf93aa",
  "tree": "c6e1e7985141227cf41681e450d5761253fe4b83",
  "parents": [
    "7de4246beff37824761725ad59ac809c280c8e22"
  ],
  "author": {
    "name": "H-S-S-11",
    "email": "harry@snell.org.uk",
    "time": "Mon Oct 11 20:27:18 2021 +0100"
  },
  "committer": {
    "name": "H-S-S-11",
    "email": "harry@snell.org.uk",
    "time": "Mon Oct 11 20:27:18 2021 +0100"
  },
  "message": "add resistor jumper to seperate ports\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "a84615f731afac9426c16ac9892eb9aca73836af",
      "old_mode": 33188,
      "old_path": "comparator/full_chip_sim.spice",
      "new_id": "450dfec1d4a6c94f665d730ba7be4b722fba6cba",
      "new_mode": 33188,
      "new_path": "comparator/full_chip_sim.spice"
    },
    {
      "type": "modify",
      "old_id": "fa1638e21eda1dc3420f0989d28301cfb0a8cf95",
      "old_mode": 33188,
      "old_path": "comparator/user_analog_project_wrapper.spice",
      "new_id": "ee08c05a195d34703923b2623242750c3647b3f4",
      "new_mode": 33188,
      "new_path": "comparator/user_analog_project_wrapper.spice"
    },
    {
      "type": "modify",
      "old_id": "f87764d0dc4cad2e4247a9cc3837f4d8909e2332",
      "old_mode": 33188,
      "old_path": "gds/user_analog_project_wrapper.gds",
      "new_id": "d259b1932a166f7fd35b33610f6fb51881d3f973",
      "new_mode": 33188,
      "new_path": "gds/user_analog_project_wrapper.gds"
    },
    {
      "type": "modify",
      "old_id": "b2bd1fdf29677bb0e80b9ec9b7da93b73da5ad5d",
      "old_mode": 33188,
      "old_path": "mag/user_analog_project_wrapper.mag",
      "new_id": "e7a8495dc24d25dcfab76e6567a80f32b27ba60f",
      "new_mode": 33188,
      "new_path": "mag/user_analog_project_wrapper.mag"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "4efcf0aea22ae3c9f2a6de1db843897fd0108281",
      "new_mode": 33188,
      "new_path": "netgen/comparator.spice"
    },
    {
      "type": "modify",
      "old_id": "fa1638e21eda1dc3420f0989d28301cfb0a8cf95",
      "old_mode": 33188,
      "old_path": "netgen/user_analog_project_wrapper.spice",
      "new_id": "de62fdd24855cddf8c78e7666510a7a68039e8f6",
      "new_mode": 33188,
      "new_path": "netgen/user_analog_project_wrapper.spice"
    },
    {
      "type": "delete",
      "old_id": "aee3f386d798efbc6f4b00647381f1020162001a",
      "old_mode": 33188,
      "old_path": "verilog/dv/comparator/comparator.hex",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    }
  ]
}