)]}'
{
  "commit": "984718db4d117ff4638eb4ca1730b003042e013c",
  "tree": "d3ba9cedca997d34d7f2a02c54c990cbefb12015",
  "parents": [
    "617df52767df4ee38b24c7122100444bb6506b10"
  ],
  "author": {
    "name": "H-S-S-11",
    "email": "harry@snell.org.uk",
    "time": "Sun Oct 10 12:14:45 2021 +0100"
  },
  "committer": {
    "name": "H-S-S-11",
    "email": "harry@snell.org.uk",
    "time": "Sun Oct 10 12:14:45 2021 +0100"
  },
  "message": "clean up and set up verilog simulation\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "a9c202790ab806b5290a26655e159f719b130934",
      "old_mode": 33188,
      "old_path": "verilog/dv/Makefile",
      "new_id": "cac229a8217820aab83efb8c7da34003965e7b3b",
      "new_mode": 33188,
      "new_path": "verilog/dv/Makefile"
    },
    {
      "type": "modify",
      "old_id": "6be9cd39dc0be5e3feaa4e6e848569f9f864f824",
      "old_mode": 33188,
      "old_path": "verilog/dv/README.md",
      "new_id": "06a6dbb787f5f7096ab1bd818e40e625ba323ed7",
      "new_mode": 33188,
      "new_path": "verilog/dv/README.md"
    },
    {
      "type": "modify",
      "old_id": "5d0825f769a60dd1a63426e8f1182f365f4cf9af",
      "old_mode": 33188,
      "old_path": "verilog/dv/comparator/Makefile",
      "new_id": "9f8b8246568a68999a6fc5bb0271149d053b7709",
      "new_mode": 33188,
      "new_path": "verilog/dv/comparator/Makefile"
    },
    {
      "type": "rename",
      "old_id": "aee3f386d798efbc6f4b00647381f1020162001a",
      "old_mode": 33188,
      "old_path": "verilog/dv/comparator/mprj_por.hex",
      "new_id": "aee3f386d798efbc6f4b00647381f1020162001a",
      "new_mode": 33188,
      "new_path": "verilog/dv/comparator/comparator.hex",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "d038cffe129cea1f5e44b49fa0ff7ef3b8e8c078",
      "old_mode": 33188,
      "old_path": "verilog/dv/comparator/comparator.v",
      "new_id": "d038cffe129cea1f5e44b49fa0ff7ef3b8e8c078",
      "new_mode": 33188,
      "new_path": "verilog/dv/comparator/comparator_tb.v",
      "score": 100
    },
    {
      "type": "delete",
      "old_id": "d318fba1fdc9a49c6325e33013ee267d8be11dff",
      "old_mode": 33188,
      "old_path": "verilog/rtl/example_por.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "modify",
      "old_id": "062a873b4f0a73095ea67889718e0d1ef4b1a0c7",
      "old_mode": 33188,
      "old_path": "verilog/rtl/uprj_analog_netlists.v",
      "new_id": "4bff04a4f3837900259792b65aaca2d0d5f9c67d",
      "new_mode": 33188,
      "new_path": "verilog/rtl/uprj_analog_netlists.v"
    },
    {
      "type": "delete",
      "old_id": "94412daf1dafed3cc3d160a33fd66818b58bdfdb",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_analog_proj_example.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "modify",
      "old_id": "e3065b6e14762c449d468a02ac4b52c866937635",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_analog_project_wrapper.v",
      "new_id": "698872d60feddc9e231e7ddcc8efcb086eecce72",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_analog_project_wrapper.v"
    }
  ]
}