)]}'
{
  "commit": "4c565ab0d0c392dfc41ace8bd2c6fc3eecd65bac",
  "tree": "5672c9a87d25a7eb7d034b6e773e4f172653041c",
  "parents": [
    "b421c430913de67d1e8030c7d0f4085c9a186292"
  ],
  "author": {
    "name": "Sebastian Wiebking",
    "email": "sebastian.wiebking@idpro-online.de",
    "time": "Wed Oct 27 18:49:31 2021 +0200"
  },
  "committer": {
    "name": "Sebastian Wiebking",
    "email": "sebastian.wiebking@idpro-online.de",
    "time": "Wed Oct 27 18:49:31 2021 +0200"
  },
  "message": "Succesfully generated hard macro of user project and wrapper cell\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "df5d8e12bd3b4fb35f8b4073e26a9c52239ef76e",
      "new_mode": 33188,
      "new_path": "verilog/rtl/gpioModule/gpioCtrl.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "8acdb3fd865ba4d1ebae43524b236bc53e9eb5be",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ramInterface/openRam.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "37e1bc2075ae671a4ac629246c113831a1647d74",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ramInterface/ramArbiter.v"
    },
    {
      "type": "modify",
      "old_id": "26081e98ecdd98ac1a677c29dfbd5fb0dbc4ee53",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_proj_example.v",
      "new_id": "880e6937dfe10b6d6305345af19c9ca4a45a63be",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_proj_example.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7d8a6bd1844ac65e311b05fb3c56ab06d417e9a9",
      "new_mode": 33188,
      "new_path": "verilog/rtl/wishboneSlave/wbSlave.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "139597f9cb07c5d48bed18984ec4747f4b4f3438",
      "new_mode": 33188,
      "new_path": "verilog/rtl/wishboneSlave/wbSlaveTb.v"
    }
  ]
}