)]}'
{
  "commit": "db617f9dc2bdcca267463ab57feeee661c2085fd",
  "tree": "b6bf37b53338e3b5ad49b192e1119347fb7e8710",
  "parents": [
    "e598c9ad5499e350c637a72884bb93d5f8992b4a"
  ],
  "author": {
    "name": "hadirkhan10",
    "email": "hadirkhan10@gmail.com",
    "time": "Tue Dec 21 22:49:05 2021 -0800"
  },
  "committer": {
    "name": "hadirkhan10",
    "email": "hadirkhan10@gmail.com",
    "time": "Tue Dec 21 22:49:05 2021 -0800"
  },
  "message": "aligned the sram data output with wishbone ack\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "cce0713f459372db6be32bd5d35240e0d16c2c81",
      "old_mode": 33188,
      "old_path": "verilog/rtl/openram_testchip.v",
      "new_id": "45016e111b539870c198583b44d9555cacb667c6",
      "new_mode": 33188,
      "new_path": "verilog/rtl/openram_testchip.v"
    },
    {
      "type": "modify",
      "old_id": "bfdfc21182f19fc871686ebca2260476b002ce0b",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "8a6fe423effd951a5b5bfd809eb550389eec69e6",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    },
    {
      "type": "modify",
      "old_id": "10e4b3392619e787bc3e51c056e3b6260a7e243b",
      "old_mode": 33188,
      "old_path": "verilog/rtl/wishbone_wrapper.v",
      "new_id": "e5ffb3ffba3846aba1b9b249077719830590d486",
      "new_mode": 33188,
      "new_path": "verilog/rtl/wishbone_wrapper.v"
    }
  ]
}