)]}'
{
  "commit": "b7132b8562763b2ba090c77958b9d4635a306849",
  "tree": "29a72f4899e91e0f0a57559e84ee6891e0197688",
  "parents": [
    "e194f83b982be3d69d4fb75594c73ad7a7e2c7fc"
  ],
  "author": {
    "name": "mrg",
    "email": "mrg@ucsc.edu",
    "time": "Thu Nov 11 07:54:12 2021 -0800"
  },
  "committer": {
    "name": "mrg",
    "email": "mrg@ucsc.edu",
    "time": "Thu Nov 11 07:54:12 2021 -0800"
  },
  "message": "Add back clocks and fix verilog path.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "a9b5d79cb2df695873ea1c476e1c8fa7f27ec326",
      "old_mode": 33188,
      "old_path": "openlane/user_project_wrapper/base.sdc",
      "new_id": "3ce11b85b4661f1138f5d3bcdfe5de4cc2566de6",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/base.sdc"
    },
    {
      "type": "modify",
      "old_id": "38406035296d7678560d25309b4aa20db400fac1",
      "old_mode": 33261,
      "old_path": "openlane/user_project_wrapper/config.tcl",
      "new_id": "64b578935e2cc436957dd618dcbd3ff5f3a90d72",
      "new_mode": 33261,
      "new_path": "openlane/user_project_wrapper/config.tcl"
    }
  ]
}