)]}'
{
  "commit": "b218c88bb94f5f762b15e839af046fd430e3008f",
  "tree": "2a022ac6f139f8c229930ee7e88dec06a0844e9f",
  "parents": [
    "7ca845bd8b32fdb71ba76d60bf09991bfb6091f4"
  ],
  "author": {
    "name": "hadirkhan10",
    "email": "hadirkhan10@gmail.com",
    "time": "Mon Dec 27 23:04:50 2021 -0800"
  },
  "committer": {
    "name": "hadirkhan10",
    "email": "hadirkhan10@gmail.com",
    "time": "Mon Dec 27 23:04:50 2021 -0800"
  },
  "message": "modified the tests for including other srams\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "b60d51a66d9bd022e7f8bd8705d6b6f4a4a3d4c3",
      "old_mode": 33188,
      "old_path": "verilog/dv/wb_test/wb_test.c",
      "new_id": "3b07c2ea09e581d288f21fc67bf34884e821c681",
      "new_mode": 33188,
      "new_path": "verilog/dv/wb_test/wb_test.c"
    },
    {
      "type": "modify",
      "old_id": "a401540e6b1e11bfc114054dd6488299b79e2912",
      "old_mode": 33188,
      "old_path": "verilog/dv/wb_test/wb_test_tb.v",
      "new_id": "2dce6bb65aa59d999e22a2a27bcd7bbbb95162fd",
      "new_mode": 33188,
      "new_path": "verilog/dv/wb_test/wb_test_tb.v"
    }
  ]
}