)]}'
{
  "commit": "45be369df9c9d4d93680797c4543a7d234f81805",
  "tree": "8cedc32fa0cdc94ca8edbfa284fa70565819d060",
  "parents": [
    "ebf94d6c47bc99a5aa3277d9c6ce626a600d31e0"
  ],
  "author": {
    "name": "hadirkhan10",
    "email": "hadirkhan10@gmail.com",
    "time": "Tue Dec 21 16:12:47 2021 -0800"
  },
  "committer": {
    "name": "hadirkhan10",
    "email": "hadirkhan10@gmail.com",
    "time": "Tue Dec 21 16:12:47 2021 -0800"
  },
  "message": "created a testbench to write/read to a single sram using wishbone\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e4f0f5b5009491fc8b1511d4d0d82f60fb94dc4e",
      "new_mode": 33188,
      "new_path": "verilog/dv/wb_test/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "448811df57ba1b0c301a33aa63e418ab08c7c535",
      "new_mode": 33188,
      "new_path": "verilog/dv/wb_test/wb_test.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "78e34008771a4fd187fc2c92f683937972237d9b",
      "new_mode": 33188,
      "new_path": "verilog/dv/wb_test/wb_test_tb.v"
    }
  ]
}