)]}'
{
  "commit": "1de29c798d70738b1e79bbe4bd2b31917044bf9e",
  "tree": "42b84b4ff3796a35c1b4ecd5b4784fd9a71cf49c",
  "parents": [
    "6877d602d2120a48d0baa0d8d6b4e9870de6831d"
  ],
  "author": {
    "name": "mrg",
    "email": "mrg@ucsc.edu",
    "time": "Tue Nov 09 13:25:28 2021 -0800"
  },
  "committer": {
    "name": "mrg",
    "email": "mrg@ucsc.edu",
    "time": "Tue Nov 09 13:25:28 2021 -0800"
  },
  "message": "Update config and Makefiles for dv\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "b2ce1c93ab126cb009620a22660efc5394778637",
      "old_mode": 33261,
      "old_path": "openlane/user_project_wrapper/config.tcl",
      "new_id": "26dea6dfddb71d35296b46145c9e58815ad6d3e9",
      "new_mode": 33261,
      "new_path": "openlane/user_project_wrapper/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "bbb93d64bd28367a834fcec5726ac49cba869561",
      "old_mode": 33188,
      "old_path": "verilog/dv/gpio_test/Makefile",
      "new_id": "1232848e1f7872c312af82adabdbf01421cb2184",
      "new_mode": 33188,
      "new_path": "verilog/dv/gpio_test/Makefile"
    },
    {
      "type": "modify",
      "old_id": "9f414c6980b64084c2eb9867326c60df527b039a",
      "old_mode": 33188,
      "old_path": "verilog/dv/la_test/Makefile",
      "new_id": "0a6e53f4822b4688ac714188aa2e481be0993ae4",
      "new_mode": 33188,
      "new_path": "verilog/dv/la_test/Makefile"
    }
  ]
}