)]}'
{
  "commit": "a25bcffdc8e7d0dd438ac01f0b138bbda13b3477",
  "tree": "f4a3bc2dfa67f8a563601a5e42e1574ac8d14b6b",
  "parents": [
    "311a4e0c7e5c5afd0c1f3daa14149b2959518d92"
  ],
  "author": {
    "name": "dineshannayya",
    "email": "dinesh.annayya@gmail.com",
    "time": "Wed Jun 30 11:29:34 2021 +0530"
  },
  "committer": {
    "name": "dineshannayya",
    "email": "dinesh.annayya@gmail.com",
    "time": "Wed Jun 30 11:29:34 2021 +0530"
  },
  "message": "Clock Skew adjust network added + Inside SDRAM WB Stagging FF added\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "0c507ccefa1db060d049aac14f0ebb3f504fddf6",
      "new_mode": 33188,
      "new_path": "openlane/clk_skew_adjust/config.tcl"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "73fa0a0e7ac7a7622e946ebf0a2fbef2bbd6bd1a",
      "new_mode": 33188,
      "new_path": "openlane/clk_skew_adjust/pin_order.cfg"
    },
    {
      "type": "modify",
      "old_id": "58677186ab21b053ccb044a87de66856871d5e7b",
      "old_mode": 33188,
      "old_path": "openlane/glbl_cfg/pin_order.cfg",
      "new_id": "022eda420e6ebd175a4e420eb37281a1d2a61adc",
      "new_mode": 33188,
      "new_path": "openlane/glbl_cfg/pin_order.cfg"
    },
    {
      "type": "modify",
      "old_id": "b35501deb1f8625ce6ac163069a0220203bee7e4",
      "old_mode": 33261,
      "old_path": "openlane/sdram/config.tcl",
      "new_id": "230d1e602c9f93afdb6ea234dea49165d6b0deec",
      "new_mode": 33261,
      "new_path": "openlane/sdram/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "c23dcc536ebd7dcffda1cb490d929cd12b83e80a",
      "old_mode": 33261,
      "old_path": "openlane/syntacore/config.tcl",
      "new_id": "ad5d9bb1eb819c40d3fbe4e360048b4e77ecdf84",
      "new_mode": 33261,
      "new_path": "openlane/syntacore/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "5f52899994ec95303b983f00435242b85fa54930",
      "old_mode": 33188,
      "old_path": "openlane/syntacore/pin_order.cfg",
      "new_id": "fb94b98f14273461e828547b7554cb6432d9b17e",
      "new_mode": 33188,
      "new_path": "openlane/syntacore/pin_order.cfg"
    },
    {
      "type": "modify",
      "old_id": "76615257a4d944ba9e1e6cfe0c0d4fe7a5721c0d",
      "old_mode": 33188,
      "old_path": "openlane/user_project_wrapper/config.tcl",
      "new_id": "51dc0f8c177f5eb213f02c37a2b6b966b7b9d2ee",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "9ef19880a03b9dbe3f9eb37518fae27fb566a877",
      "old_mode": 33188,
      "old_path": "openlane/user_project_wrapper/macro.cfg",
      "new_id": "284397826ddf2650b0376d5cefa7f38d86b7da25",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/macro.cfg"
    },
    {
      "type": "modify",
      "old_id": "56efc5bea13364749d33861fc5749c6dc1fe10c9",
      "old_mode": 33261,
      "old_path": "openlane/wb_host/config.tcl",
      "new_id": "1c7005b196e90902853649b82adc96facae2c131",
      "new_mode": 33261,
      "new_path": "openlane/wb_host/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "ed2fa74df4b6871ec0ba844c045ce67fa3ea61fc",
      "old_mode": 33188,
      "old_path": "verilog/dv/risc_boot/Makefile",
      "new_id": "635b188002ed3ac51422916c6b30059bdf132dbe",
      "new_mode": 33188,
      "new_path": "verilog/dv/risc_boot/Makefile"
    },
    {
      "type": "modify",
      "old_id": "63083a1e0276cf299f61de65fd6b3bbc1ef19d51",
      "old_mode": 33261,
      "old_path": "verilog/dv/user_risc_boot/run_iverilog",
      "new_id": "f083d6d505e9b5abf288cae802b1b88521721cb2",
      "new_mode": 33261,
      "new_path": "verilog/dv/user_risc_boot/run_iverilog"
    },
    {
      "type": "modify",
      "old_id": "1668caaa11abc89ae3521a09ee8a3a8536d06a90",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_risc_boot/uprj_netlists.v",
      "new_id": "24c1d6d688465788bed6af8d16862fe070ed1eae",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_risc_boot/uprj_netlists.v"
    },
    {
      "type": "modify",
      "old_id": "45b15cc81509f326402911aaba97bff55c3ffc7e",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_uart/Makefile",
      "new_id": "c05ec6878039a9036bff7bfa8deb40a31cb8aa20",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_uart/Makefile"
    },
    {
      "type": "modify",
      "old_id": "00d1d51ee531fe5110a67ec448ccd92a989061b2",
      "old_mode": 33261,
      "old_path": "verilog/dv/user_uart/run_iverilog",
      "new_id": "6cac66f7075307d01c6cfcfa9c84fc39738f0b16",
      "new_mode": 33261,
      "new_path": "verilog/dv/user_uart/run_iverilog"
    },
    {
      "type": "modify",
      "old_id": "5e42730db6c26f96745a519e4207d1f8775d3ef0",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_uart/uprj_netlists.v",
      "new_id": "d140c85697af21697c103e07c1bfd2f3919512e1",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_uart/uprj_netlists.v"
    },
    {
      "type": "modify",
      "old_id": "3dcc65396deaa916e45254d938276e01c4756c3e",
      "old_mode": 33188,
      "old_path": "verilog/dv/user_uart/user_uart_tb.v",
      "new_id": "cfe4819826551d052255f67532dbcd0d3f2161b0",
      "new_mode": 33188,
      "new_path": "verilog/dv/user_uart/user_uart_tb.v"
    },
    {
      "type": "modify",
      "old_id": "f1565bb2cf60571daf1e75c2026a193489ada533",
      "old_mode": 33188,
      "old_path": "verilog/dv/wb_port/Makefile",
      "new_id": "19c32ee374cc4913e59c46e28f64aeabfcf06822",
      "new_mode": 33188,
      "new_path": "verilog/dv/wb_port/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "f9d19678c217053920908473e138467bfff5f889",
      "new_mode": 33188,
      "new_path": "verilog/gl/clk_skew_adjust.v"
    },
    {
      "type": "modify",
      "old_id": "11d9d5765bf61061a3c6ad1f2f96f044faebe760",
      "old_mode": 33188,
      "old_path": "verilog/gl/glbl_cfg.v",
      "new_id": "9a649549538c27881177b4cb5f7fa7406eac01e7",
      "new_mode": 33188,
      "new_path": "verilog/gl/glbl_cfg.v"
    },
    {
      "type": "modify",
      "old_id": "701e55815d0caa5551b351a9fb96249b82fd762f",
      "old_mode": 33188,
      "old_path": "verilog/gl/sdram.v",
      "new_id": "a4ae867707fbcde4dbb80a1d7614c0699f7789c8",
      "new_mode": 33188,
      "new_path": "verilog/gl/sdram.v"
    },
    {
      "type": "modify",
      "old_id": "92f9d4c679f8baf0633ec87e8c80453d5d88c58e",
      "old_mode": 33188,
      "old_path": "verilog/gl/syntacore.v",
      "new_id": "4688dc6a03c3c69c9408657b28c758d787145497",
      "new_mode": 33188,
      "new_path": "verilog/gl/syntacore.v"
    },
    {
      "type": "modify",
      "old_id": "65ae675aa05d4e86a885218d0a076f8307e23fee",
      "old_mode": 33188,
      "old_path": "verilog/gl/user_project_wrapper.v",
      "new_id": "4d41c2d195cc5dd581059ae6a14282330a8b37c9",
      "new_mode": 33188,
      "new_path": "verilog/gl/user_project_wrapper.v"
    },
    {
      "type": "modify",
      "old_id": "fe35d66795568dab342ebec167754030630f8965",
      "old_mode": 33188,
      "old_path": "verilog/gl/wb_host.v",
      "new_id": "18728040744bed4ab870c43a2543b0cdc512e33a",
      "new_mode": 33188,
      "new_path": "verilog/gl/wb_host.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "038ef52d04c9dae2557bc0695d7a214d70438835",
      "new_mode": 33188,
      "new_path": "verilog/rtl/clk_skew_adjust/src/clk_skew_adjust.gv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "f6ae1df865915554d5384ec0fc7bef91f4b6cbbe",
      "new_mode": 33188,
      "new_path": "verilog/rtl/clk_skew_adjust/synth/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b7adea6d708b7265dea1acd466ba16d9b621ad99",
      "new_mode": 33261,
      "new_path": "verilog/rtl/clk_skew_adjust/synth/synth.tcl"
    },
    {
      "type": "modify",
      "old_id": "2ead606b8bf855b373e3fb791617bc25c99e2df8",
      "old_mode": 33188,
      "old_path": "verilog/rtl/digital_core/src/digital_core.sv",
      "new_id": "2e042cde89d819fca75762ae066dde7e4e2b7ef5",
      "new_mode": 33188,
      "new_path": "verilog/rtl/digital_core/src/digital_core.sv"
    },
    {
      "type": "modify",
      "old_id": "a91502e62b37439e7d87bad7a069f64d7068a52d",
      "old_mode": 33188,
      "old_path": "verilog/rtl/digital_core/src/glbl_cfg.sv",
      "new_id": "74557e76adaa99993cf90962a9f44e5b6c8082c6",
      "new_mode": 33188,
      "new_path": "verilog/rtl/digital_core/src/glbl_cfg.sv"
    },
    {
      "type": "modify",
      "old_id": "9908e5450feadab3c3facd5d2690245b62d4e597",
      "old_mode": 33188,
      "old_path": "verilog/rtl/lib/async_wb.sv",
      "new_id": "df1fbce3e4f513fb163b63284917d762d3df8aae",
      "new_mode": 33188,
      "new_path": "verilog/rtl/lib/async_wb.sv"
    },
    {
      "type": "modify",
      "old_id": "dc66c23e9ad5eb89669eee11f8f6df7175a3fa7f",
      "old_mode": 33261,
      "old_path": "verilog/rtl/sdram_ctrl/src/defs/sdrc_define.v",
      "new_id": "24308312c497937f645e8c1ec07d6797076edb6b",
      "new_mode": 33261,
      "new_path": "verilog/rtl/sdram_ctrl/src/defs/sdrc_define.v"
    },
    {
      "type": "modify",
      "old_id": "ab49c52d60a81f672506a0234d3ba3cbb6421302",
      "old_mode": 33261,
      "old_path": "verilog/rtl/sdram_ctrl/src/top/sdrc_top.v",
      "new_id": "6aba2a6f467bd402f4b9438e616e3dfcbd86b296",
      "new_mode": 33261,
      "new_path": "verilog/rtl/sdram_ctrl/src/top/sdrc_top.v"
    },
    {
      "type": "modify",
      "old_id": "1a6cc6b1737749e1e22b6709ae29177663713dbb",
      "old_mode": 33261,
      "old_path": "verilog/rtl/sdram_ctrl/src/wb2sdrc/wb2sdrc.v",
      "new_id": "f6eadc1c4b004c75d6f0cb68be1bf7f390faabd7",
      "new_mode": 33261,
      "new_path": "verilog/rtl/sdram_ctrl/src/wb2sdrc/wb2sdrc.v"
    },
    {
      "type": "modify",
      "old_id": "d2bccd2254e1c8ce90fdc1365e600385abe78cb5",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/sim/tests/common/link_tcm.ld",
      "new_id": "1580b366073d6f940fd7c75fa2e82bd3710e98ec",
      "new_mode": 33188,
      "new_path": "verilog/rtl/syntacore/scr1/sim/tests/common/link_tcm.ld"
    },
    {
      "type": "modify",
      "old_id": "ebe67e69b0bf21c4589dc081afd36db17cc41060",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/src/includes/scr1_arch_types.svh",
      "new_id": "1b1b273afbd1a59a3e00ac9e61f0201da5d58b4b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/syntacore/scr1/src/includes/scr1_arch_types.svh"
    },
    {
      "type": "modify",
      "old_id": "e31d58955fe42bdea10df287cb44bfdb121793f8",
      "old_mode": 33188,
      "old_path": "verilog/rtl/uprj_netlists.v",
      "new_id": "84458193c62a20434ada81a5de9c487f3f8b88d0",
      "new_mode": 33188,
      "new_path": "verilog/rtl/uprj_netlists.v"
    },
    {
      "type": "modify",
      "old_id": "bf72715b51719b2579f6abbcb7df4a4da54d16d5",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "404711c77b8718bd3b913d44d66478b320257820",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    },
    {
      "type": "modify",
      "old_id": "6464c64dcba25c06d1e4675b6ed3d0b5c64f601f",
      "old_mode": 33188,
      "old_path": "verilog/rtl/wb_host/src/wb_host.sv",
      "new_id": "8032f11426613d3f929e8b8cb98e5f199380cda7",
      "new_mode": 33188,
      "new_path": "verilog/rtl/wb_host/src/wb_host.sv"
    }
  ]
}