/root/vsd/Makefile
/root/vsd/docs/environment.yml
/root/vsd/docs/Makefile
/root/vsd/docs/source/index.rst
/root/vsd/docs/source/conf.py
/root/vsd/verilog/dv/Makefile
/root/vsd/verilog/dv/la_test2/la_test2_tb.v
/root/vsd/verilog/dv/la_test2/la_test2.c
/root/vsd/verilog/dv/la_test2/Makefile
/root/vsd/verilog/dv/la_test1/la_test1.c
/root/vsd/verilog/dv/la_test1/Makefile
/root/vsd/verilog/dv/la_test1/la_test1_tb.v
/root/vsd/verilog/dv/io_ports/Makefile
/root/vsd/verilog/dv/io_ports/io_ports_tb.v
/root/vsd/verilog/dv/io_ports/io_ports.c
/root/vsd/verilog/dv/mprj_stimulus/Makefile
/root/vsd/verilog/dv/mprj_stimulus/mprj_stimulus_tb.v
/root/vsd/verilog/dv/mprj_stimulus/mprj_stimulus.c
/root/vsd/verilog/dv/wb_port/wb_port_tb.v
/root/vsd/verilog/dv/wb_port/Makefile
/root/vsd/verilog/dv/wb_port/wb_port.c
/root/vsd/verilog/rtl/uprj_netlists.v
/root/vsd/verilog/rtl/user_proj_example.v
/root/vsd/verilog/rtl/user_project_wrapper.v
/root/vsd/gds/.magicrc
/root/vsd/openlane/Makefile
/root/vsd/openlane/user_proj_example/config.json
/root/vsd/openlane/user_proj_example/config.tcl
/root/vsd/openlane/user_project_wrapper/config.json
/root/vsd/openlane/user_project_wrapper/config.tcl
/root/vsd/OpenRAM/myconfig_sky130.py
/root/vsd/OpenRAM/myconfig_sky130_2.py
/root/vsd/OpenRAM/sky130A/__init__.py
/root/vsd/OpenRAM/sky130A/models/tt.sp
/root/vsd/OpenRAM/sky130A/models/fs.sp
/root/vsd/OpenRAM/sky130A/models/ff.sp
/root/vsd/OpenRAM/sky130A/models/sf.sp
/root/vsd/OpenRAM/sky130A/models/ss.sp
/root/vsd/OpenRAM/sky130A/tf/glade_sky130A.py
/root/vsd/OpenRAM/sky130A/tf/display.drf
/root/vsd/OpenRAM/sky130A/tf/layers.map
/root/vsd/OpenRAM/sky130A/sp_lib/old_pnand2.sp
/root/vsd/OpenRAM/sky130A/sp_lib/tri_gate.sp
/root/vsd/OpenRAM/sky130A/sp_lib/dff.sp
/root/vsd/OpenRAM/sky130A/sp_lib/write_driver.sp
/root/vsd/OpenRAM/sky130A/sp_lib/replica_cell_1rw.sp
/root/vsd/OpenRAM/sky130A/sp_lib/old_pand2.sp
/root/vsd/OpenRAM/sky130A/sp_lib/sense_amp.sp
/root/vsd/OpenRAM/sky130A/sp_lib/dummy_cell_1rw.sp
/root/vsd/OpenRAM/sky130A/sp_lib/old_pinv.sp
/root/vsd/OpenRAM/sky130A/sp_lib/cell_1rw.sp
/root/vsd/OpenRAM/sky130A/tech/LVS_sky130A.rul
/root/vsd/OpenRAM/sky130A/tech/tech.py
/root/vsd/OpenRAM/sky130A/tech/setup.tcl
/root/vsd/OpenRAM/sky130A/tech/__init__.py
/root/vsd/OpenRAM/sky130A/tech/sky130A.tech
/root/vsd/OpenRAM/sky130A/tech/README
/root/vsd/OpenRAM/sky130A/tech/.magicrc
/root/vsd/OpenRAM/sky130A/tech/DRC_sky130A.rul
/root/vsd/OpenRAM/results/sram_32x256/sram_32_256_sky130A.html
/root/vsd/OpenRAM/results/sram_32x256/sram_32_256_sky130A.py
/root/vsd/OpenRAM/results/sram_32x256/sram_32_256_sky130A_TT_1p8V_25C.lib
/root/vsd/OpenRAM/results/sram_32x256/sram_32_256_sky130A.sp
/root/vsd/OpenRAM/results/sram_32x256/sram_32_256_sky130A_FF_1p8V_25C.lib
/root/vsd/OpenRAM/results/sram_32x256/sram_32_256_sky130A.v
/root/vsd/OpenRAM/results/sram_32x256/sram_32_256_sky130A.lvs.sp
/root/vsd/OpenRAM/results/sram_32x256/sram_32_256_sky130A_SS_1p8V_25C.lib