/root/randsack/Makefile
/root/randsack/envsetup
/root/randsack/docs/environment.yml
/root/randsack/docs/Makefile
/root/randsack/docs/source/index.rst
/root/randsack/docs/source/conf.py
/root/randsack/verilog/dv/randsack_netlists.v
/root/randsack/verilog/dv/Makefile
/root/randsack/verilog/dv/la_test2/la_test2_tb.v
/root/randsack/verilog/dv/la_test2/la_test2.c
/root/randsack/verilog/dv/la_test2/Makefile
/root/randsack/verilog/dv/randsack_regrw_directed/randsack_regrw_directed_tb.v
/root/randsack/verilog/dv/randsack_regrw_directed/Makefile
/root/randsack/verilog/dv/randsack_regrw_directed/randsack_regrw_directed.c
/root/randsack/verilog/dv/la_test1/la_test1.c
/root/randsack/verilog/dv/la_test1/Makefile
/root/randsack/verilog/dv/la_test1/la_test1_tb.v
/root/randsack/verilog/dv/io_ports/Makefile
/root/randsack/verilog/dv/io_ports/io_ports_tb.v
/root/randsack/verilog/dv/io_ports/io_ports.c
/root/randsack/verilog/dv/mprj_stimulus/Makefile
/root/randsack/verilog/dv/mprj_stimulus/mprj_stimulus_tb.v
/root/randsack/verilog/dv/mprj_stimulus/mprj_stimulus.c
/root/randsack/verilog/dv/wb_port/wb_port_tb.v
/root/randsack/verilog/dv/wb_port/Makefile
/root/randsack/verilog/dv/wb_port/wb_port.c
/root/randsack/verilog/rtl/uprj_netlists.v
/root/randsack/verilog/rtl/user_proj_example.v
/root/randsack/verilog/rtl/user_project_wrapper.v
/root/randsack/ip/randsack/rtl/collapsering.v
/root/randsack/ip/randsack/rtl/collapsering_macro.v
/root/randsack/ip/randsack/rtl/ring_control.v
/root/randsack/ip/randsack/rtl/ringosc_macro.v
/root/randsack/ip/randsack/rtl/pwm_wb.v
/root/randsack/ip/randsack/rtl/digitalcore_macro.v
/root/randsack/ip/randsack/sch/collapsering_tb.sch
/root/randsack/ip/randsack/sch/xschemrc
/root/randsack/ip/randsack/sch/unstablering2.sch
/root/randsack/ip/randsack/sch/unstablering.sch
/root/randsack/ip/randsack/sch/collapsering.sym
/root/randsack/ip/randsack/sch/triminv.sch
/root/randsack/ip/randsack/sch/collapsering.sch
/root/randsack/ip/randsack/sch/triminv.sym
/root/randsack/openlane/Makefile
/root/randsack/openlane/collapsering_macro/config.tcl
/root/randsack/openlane/user_proj_example/config.tcl
/root/randsack/openlane/digitalcore_macro/base.sdc
/root/randsack/openlane/digitalcore_macro/config.tcl
/root/randsack/openlane/ringosc_macro/config.tcl
/root/randsack/openlane/user_project_wrapper/config.tcl