)]}'
{
  "commit": "e233869ddad5bb0151256f459ef3dc2886291a8a",
  "tree": "20e8555523212d42ce6303115ccced6b923d4923",
  "parents": [
    "c4c42473a17ec7eb05effacc7de4ec0a15a7b0f9"
  ],
  "author": {
    "name": "embelon",
    "email": "78412338+embelon@users.noreply.github.com",
    "time": "Thu Nov 11 00:09:42 2021 +0100"
  },
  "committer": {
    "name": "embelon",
    "email": "78412338+embelon@users.noreply.github.com",
    "time": "Thu Nov 11 00:09:42 2021 +0100"
  },
  "message": "Added new submodule for bus switching (to be hardened as a macro).\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "e020a55c1e552e280abc6c6d98983fd4e9b9b56d",
      "old_mode": 33188,
      "old_path": ".gitmodules",
      "new_id": "75fcba63389755c100dfcb351b921d54a4b012e1",
      "new_mode": 33188,
      "new_path": ".gitmodules"
    },
    {
      "type": "modify",
      "old_id": "e6ba02ce74ed6a49bc6b0cc9b6f3dfd994690622",
      "old_mode": 33261,
      "old_path": "openlane/user_project_wrapper/config.tcl",
      "new_id": "1e90b849df1db928e8c1db4e93e9473de7e6f810",
      "new_mode": 33261,
      "new_path": "openlane/user_project_wrapper/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "a01708dc928e8d6f9b8344f0256a78a5729065b0",
      "old_mode": 33188,
      "old_path": "openlane/user_project_wrapper/macro.cfg",
      "new_id": "82b26d08cc478fc6c606bbc89662f71cfd9801b8",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/macro.cfg"
    },
    {
      "type": "modify",
      "old_id": "1e7da3a2f0931ca470052931e808e6738e58c8da",
      "old_mode": 33188,
      "old_path": "verilog/rtl/uprj_netlists.v",
      "new_id": "fb6fd0641fbaede14b89a2c112fe662fd8c24802",
      "new_mode": 33188,
      "new_path": "verilog/rtl/uprj_netlists.v"
    },
    {
      "type": "modify",
      "old_id": "7c2ad8229b4395cc24aef396697b2be9333355a0",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "7418f429aab1e162e090731c34af57af9957faf8",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "0d83a09ad81e792d6d6f05d926ec2c1d6abfc2f9",
      "new_mode": 57344,
      "new_path": "wb_ram_bus_mux"
    }
  ]
}