)]}'
{
  "commit": "7ccf9605c2d5a51f80cea510fbc22f27036df7c7",
  "tree": "31b6c7426024f0f2ec130781e581f9c454a8c38f",
  "parents": [
    "e233869ddad5bb0151256f459ef3dc2886291a8a"
  ],
  "author": {
    "name": "embelon",
    "email": "78412338+embelon@users.noreply.github.com",
    "time": "Thu Nov 11 01:34:38 2021 +0100"
  },
  "committer": {
    "name": "embelon",
    "email": "78412338+embelon@users.noreply.github.com",
    "time": "Thu Nov 11 01:34:38 2021 +0100"
  },
  "message": "Added HyperRAM submodule (to be hardened as a macro).\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "75fcba63389755c100dfcb351b921d54a4b012e1",
      "old_mode": 33188,
      "old_path": ".gitmodules",
      "new_id": "577155adc986426852e288562bd48b02f36c9330",
      "new_mode": 33188,
      "new_path": ".gitmodules"
    },
    {
      "type": "modify",
      "old_id": "1e90b849df1db928e8c1db4e93e9473de7e6f810",
      "old_mode": 33261,
      "old_path": "openlane/user_project_wrapper/config.tcl",
      "new_id": "cbe2d2e696eb51d134de1d68f324f4a5ef1475d2",
      "new_mode": 33261,
      "new_path": "openlane/user_project_wrapper/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "82b26d08cc478fc6c606bbc89662f71cfd9801b8",
      "old_mode": 33188,
      "old_path": "openlane/user_project_wrapper/macro.cfg",
      "new_id": "63a7bf5cf37abeeeff22895287db4cf55a742abb",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/macro.cfg"
    },
    {
      "type": "modify",
      "old_id": "488deed5533ff2fabd45e759861dbc76d702cb12",
      "old_mode": 33188,
      "old_path": "verilog/dv/wb_openram/wb_openram.c",
      "new_id": "589f1fecb8a69ff86eeed2a8ae88b1a27150f729",
      "new_mode": 33188,
      "new_path": "verilog/dv/wb_openram/wb_openram.c"
    },
    {
      "type": "delete",
      "old_id": "239832e6460c0df298da9be1e640ef4a81e0ff4e",
      "old_mode": 33261,
      "old_path": "verilog/dv/wb_openram/wb_openram.hex",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "modify",
      "old_id": "fb6fd0641fbaede14b89a2c112fe662fd8c24802",
      "old_mode": 33188,
      "old_path": "verilog/rtl/uprj_netlists.v",
      "new_id": "bcf21d7421219801054547f792d21666302efca4",
      "new_mode": 33188,
      "new_path": "verilog/rtl/uprj_netlists.v"
    },
    {
      "type": "modify",
      "old_id": "7418f429aab1e162e090731c34af57af9957faf8",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "b1593227b3cc39b94b289cac924f388fb0475e2c",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "3f7b51fd6d8a2a68ff8115949e1d3fde66f333f2",
      "new_mode": 57344,
      "new_path": "wb_hyperram"
    }
  ]
}