)]}'
{
  "commit": "6af7408dc6bbf5dde440266476933cebd69f3ba7",
  "tree": "c6e60b12e76336e2f23956900965769c1215ade5",
  "parents": [],
  "author": {
    "name": "manarabdelaty",
    "email": "manarabdelatty@aucegypt.edu",
    "time": "Mon Apr 26 14:56:35 2021 +0200"
  },
  "committer": {
    "name": "manarabdelaty",
    "email": "manarabdelatty@aucegypt.edu",
    "time": "Mon Apr 26 14:56:35 2021 +0200"
  },
  "message": "Initial commit\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "5bdfdaeba1b5d93657a268466dd9406608382011",
      "new_mode": 33188,
      "new_path": ".gitmodules"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "261eeb9e9f8b2b4b0d119366dda99c6fd7d35c64",
      "new_mode": 33188,
      "new_path": "LICENSE"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "48224fd82b7a06e03c47fb0799f87933ddaf709a",
      "new_mode": 33188,
      "new_path": "Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "ae8f926e54190ee790c0fe0058e90710aa27893a",
      "new_mode": 33188,
      "new_path": "README.md"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "1f8e8466fad1b08fa9a9f0bed49942d4035ebb27",
      "new_mode": 57344,
      "new_path": "caravel"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "d7d414c41e0bda76e91e97dc32cb67735f28d59d",
      "new_mode": 33188,
      "new_path": "info.yaml"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e4867d8377ed15cdb9fbd6f9591917ecd797ab2c",
      "new_mode": 33188,
      "new_path": "openlane/.gitignore"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "48e5b4a5b8bca258db4fdb7032fe36b9ea21a6eb",
      "new_mode": 40960,
      "new_path": "openlane/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "07f6245f3628b61873815d14b34d666208783d66",
      "new_mode": 33261,
      "new_path": "openlane/user_analog_project_wrapper/config.tcl"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "267d91c68441a18d6035c9f882b1c6f3ac8447a1",
      "new_mode": 40960,
      "new_path": "openlane/user_analog_project_wrapper/pin_order.cfg"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "69ad6a8b49a9e7b259b45f9def831ff0ca837f76",
      "new_mode": 33188,
      "new_path": "verilog/dv/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "dbb16ab2de4b8b0db952988e2587bb4d4b108a67",
      "new_mode": 33188,
      "new_path": "verilog/dv/README.md"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "8e592c0f8cc82c74cc5e42eb6ce81063452d582f",
      "new_mode": 33188,
      "new_path": "verilog/rtl/uprj_netlists.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "5fd2096e5096fb398e7242b78b0b93398024c27a",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    }
  ]
}