)]}'
{
  "commit": "6f494edf1b6be5253d47884c50e909af0b1b220d",
  "tree": "dae954aebdca5b2b2fa63c0ce02bcfc2f6510c27",
  "parents": [
    "d4b43741c0e46a74c270b00de0d7487e06a8c793"
  ],
  "author": {
    "name": "Philipp Gühring",
    "email": "pg@futureware.at",
    "time": "Sat Jun 26 13:47:14 2021 +0200"
  },
  "committer": {
    "name": "Philipp Gühring",
    "email": "pg@futureware.at",
    "time": "Sat Jun 26 13:47:14 2021 +0200"
  },
  "message": "New cells\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "24e8b77bfd89149a75f51e7709fa9f92d115fc89",
      "old_mode": 33188,
      "old_path": "maglef/user_proj_example.mag",
      "new_id": "0036e2cbd3c50d57d4cca9b1b5d33dac525e0144",
      "new_mode": 33188,
      "new_path": "maglef/user_proj_example.mag"
    },
    {
      "type": "modify",
      "old_id": "13e7c961d70e5137683e6b55456c5f4d4e722ead",
      "old_mode": 33188,
      "old_path": "spi/lvs/user_proj_example.spice",
      "new_id": "ae0ce17bdf33e229a2711e6a09d28beac49fc159",
      "new_mode": 33188,
      "new_path": "spi/lvs/user_proj_example.spice"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "86a382c51420e2592fc20c1b37201e63e97dcfed",
      "new_mode": 33261,
      "new_path": "verilog/dv/io_ports/io_ports.hex"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "19bbea5d505805425c683bc3b2bd79eab35d02a2",
      "new_mode": 33188,
      "new_path": "verilog/dv/io_ports/io_ports.vcd"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "fdc618c1f09e15792d0f70cdcee236d93efbc9fd",
      "new_mode": 40960,
      "new_path": "verilog/dv/io_ports/libs.ref"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "38fb6a022fdf7b035bf3b7bebe8dafaec603cbae",
      "new_mode": 33261,
      "new_path": "verilog/dv/la_test1/la_test1.hex"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "777b0574366d2a69442270e193da90e2ffc698de",
      "new_mode": 33261,
      "new_path": "verilog/dv/la_test2/la_test2.hex"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "91135d0f215ea86886d11efa4ffe78de632b9dc5",
      "new_mode": 33261,
      "new_path": "verilog/dv/mprj_stimulus/mprj_stimulus.hex"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e69de29bb2d1d6434b8b29ae775ad8c2e48c5391",
      "new_mode": 33188,
      "new_path": "verilog/dv/verify.log"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "4c0c2f66fd9590b1bc4b28c711410aa9fa11f8d3",
      "new_mode": 33261,
      "new_path": "verilog/dv/wb_port/wb_port.hex"
    },
    {
      "type": "modify",
      "old_id": "391eef521a44130365ad3c561ac260b10cc24345",
      "old_mode": 33188,
      "old_path": "verilog/gl/user_proj_example.v",
      "new_id": "fe5db2c0901ff2cac0390e8d88abbdc33cf70216",
      "new_mode": 33188,
      "new_path": "verilog/gl/user_proj_example.v"
    }
  ]
}