)]}'
{
  "commit": "2561f936a7c5b40f721a35eeda524360e5ad6fdc",
  "tree": "3155e5db2f2753d72ef702bc739784bd3bf809c4",
  "parents": [
    "4a2bcf30b2e3d7a9056ce4bfc1fddb5631b152aa"
  ],
  "author": {
    "name": "Konrad Rzeszutek Wilk",
    "email": "konrad@kernel.org",
    "time": "Tue Jun 15 08:47:04 2021 -0400"
  },
  "committer": {
    "name": "Konrad Rzeszutek Wilk",
    "email": "konrad@kernel.org",
    "time": "Tue Jun 15 08:50:52 2021 -0400"
  },
  "message": "s/caravel_test/sha1_test/\n\nJust to make it easier to test for the appropiate macro.\n\nSigned-off-by: Konrad Rzeszutek Wilk \u003ckonrad@kernel.org\u003e\n",
  "tree_diff": [
    {
      "type": "rename",
      "old_id": "072d695f9f39ec891a9516e0444d6c9d0f6accf7",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel_test/Makefile",
      "new_id": "072d695f9f39ec891a9516e0444d6c9d0f6accf7",
      "new_mode": 33188,
      "new_path": "verilog/dv/sha1_test/Makefile",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "e69de29bb2d1d6434b8b29ae775ad8c2e48c5391",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel_test/__init__.py",
      "new_id": "e69de29bb2d1d6434b8b29ae775ad8c2e48c5391",
      "new_mode": 33188,
      "new_path": "verilog/dv/sha1_test/__init__.py",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "e3d1e2de8600c11d16ed0d463fa7d73ff4b1181c",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel_test/custom_ops.S",
      "new_id": "e3d1e2de8600c11d16ed0d463fa7d73ff4b1181c",
      "new_mode": 33188,
      "new_path": "verilog/dv/sha1_test/custom_ops.S",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "c328222af65ff7561329945714133135e589222e",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel_test/sections.lds",
      "new_id": "c328222af65ff7561329945714133135e589222e",
      "new_mode": 33188,
      "new_path": "verilog/dv/sha1_test/sections.lds",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "ed66cebd2787789816a15fb1d7de67c897c2cdcb",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel_test/start.S",
      "new_id": "ed66cebd2787789816a15fb1d7de67c897c2cdcb",
      "new_mode": 33188,
      "new_path": "verilog/dv/sha1_test/start.S",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "6a3f870fe2c581176e4b5485162943c07b1cb196",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel_test/test_caravel.py",
      "new_id": "6a3f870fe2c581176e4b5485162943c07b1cb196",
      "new_mode": 33188,
      "new_path": "verilog/dv/sha1_test/test_caravel.py",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "89d8db6f49d77d3a53931964df6e78218128f77e",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel_test/wrapper.c",
      "new_id": "89d8db6f49d77d3a53931964df6e78218128f77e",
      "new_mode": 33188,
      "new_path": "verilog/dv/sha1_test/wrapper.c",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "acf68ae85fcdd479911d4d5127d2b72288eac213",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel_test/wrapper_tb.v",
      "new_id": "acf68ae85fcdd479911d4d5127d2b72288eac213",
      "new_mode": 33188,
      "new_path": "verilog/dv/sha1_test/wrapper_tb.v",
      "score": 100
    }
  ]
}