)]}'
{
  "commit": "85e4631e5d8ab9d02c939375004f263259a56139",
  "tree": "9d702b33656ea1c61d31711ce8f5a94a26973758",
  "parents": [
    "517439c72ee9d7cc6085394029dbf379ad31a20f"
  ],
  "author": {
    "name": "pwhardy",
    "email": "pwhardy@go.olemiss.edu",
    "time": "Thu Jul 15 13:01:59 2021 -0500"
  },
  "committer": {
    "name": "pwhardy",
    "email": "pwhardy@go.olemiss.edu",
    "time": "Thu Jul 15 13:01:59 2021 -0500"
  },
  "message": "Added the magic, gds, and verilog modules for the test structure. Still need to put the verilog instance into the wrapper and assign pin connections\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "2bfb6831f86ea84c04bea3ee1a268f7e663ff2fa",
      "new_mode": 33188,
      "new_path": "gds/sky130_hilas_TopLevelTestStructure.gds"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7a4853b6e10dc65b7469e25190ee8ccbe57adc01",
      "new_mode": 33188,
      "new_path": "mag/sky130_hilas_TopLevelTestStructure.mag"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "d1fe3148869046b30fb03316b3312ea4169ce450",
      "new_mode": 33188,
      "new_path": "verilog/rtl/sky130_hilas_TopLevelTestStructure.v"
    }
  ]
}