)]}'
{
  "commit": "5cc020df86c96d7d61ceda22a9f5b2e5c309b0f7",
  "tree": "3839b58f5e7c2df6cc3bd737b04f59502d7460f7",
  "parents": [
    "a26abdd4844c5057f87540780fca689753eab258"
  ],
  "author": {
    "name": "Tim Edwards",
    "email": "tim@opencircuitdesign.com",
    "time": "Thu May 06 11:54:28 2021 -0400"
  },
  "committer": {
    "name": "Tim Edwards",
    "email": "tim@opencircuitdesign.com",
    "time": "Thu May 06 11:54:28 2021 -0400"
  },
  "message": "Added xschem schematic and symbol for the analog project wrapper, and a\nscript to run netgen LVS against the schematic.\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "995533875e78646a3d729fdac4020e62ca57884d",
      "new_mode": 33188,
      "new_path": "netgen/comp.out"
    },
    {
      "type": "rename",
      "old_id": "d84d94fe21a8b24b45038b598617892f5c101023",
      "old_mode": 33261,
      "old_path": "netgen/run_wrapper.sh",
      "new_id": "e54f6f60053ce57ef06794a0e517f35f0f564004",
      "new_mode": 33261,
      "new_path": "netgen/run_lvs_wrapper_verilog.sh",
      "score": 83
    },
    {
      "type": "copy",
      "old_id": "d84d94fe21a8b24b45038b598617892f5c101023",
      "old_mode": 33261,
      "old_path": "netgen/run_wrapper.sh",
      "new_id": "2e5828c5d9243dc4ff6a5006e4524cd68f64d33d",
      "new_mode": 33261,
      "new_path": "netgen/run_lvs_wrapper_xschem.sh",
      "score": 81
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "19675f813ec5089679586aa9ffb7ece7d6849108",
      "new_mode": 33188,
      "new_path": "xschem/analog_wrapper_tb.sch"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e8d6c5443a8c09bfd8172d488587f0bc51f6318f",
      "new_mode": 33188,
      "new_path": "xschem/analog_wrapper_tb.spice"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e0da610c2f56af928ba0eb21b56a41813dc9cb1e",
      "new_mode": 33188,
      "new_path": "xschem/user_analog_project_wrapper.sch"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "917d69e44a28a17328d41dae1c362c93f533257c",
      "new_mode": 33188,
      "new_path": "xschem/user_analog_project_wrapper.spice"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "a561ba915f9ef3fa5e538fb235ae113b1ee60655",
      "new_mode": 33188,
      "new_path": "xschem/user_analog_project_wrapper.sym"
    }
  ]
}