)]}'
{
  "commit": "d6f0056212f8c598130364f20e0b8ee16ee0c595",
  "tree": "b256799f66f6e596fe450c3d1ad2b52e479ddccd",
  "parents": [
    "40a67c59cbd1a564fe9083a00e781456527b2371"
  ],
  "author": {
    "name": "hamzashabbir517",
    "email": "shabbirhamza517@gmail.com",
    "time": "Wed Jun 09 19:57:48 2021 +0500"
  },
  "committer": {
    "name": "hamzashabbir517",
    "email": "shabbirhamza517@gmail.com",
    "time": "Wed Jun 09 19:57:48 2021 +0500"
  },
  "message": "Added Project Files\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "72a03f6dc59b496b964f815f8a1db44d211da5a4",
      "new_mode": 33188,
      "new_path": "verilog/rtl/BrqRV_EB1/design/dbg/eb1_dbg.sv"
    },
    {
      "type": "modify",
      "old_id": "38e24c51d38380c8fb9bb2aa15d5ba87e2422a5d",
      "old_mode": 33188,
      "old_path": "verilog/rtl/BrqRV_EB1/design/eb1_ifu_iccm_mem.sv",
      "new_id": "9c3f77ac60821170f9fce751b4259e6acb500f7f",
      "new_mode": 33188,
      "new_path": "verilog/rtl/BrqRV_EB1/design/eb1_ifu_iccm_mem.sv"
    },
    {
      "type": "modify",
      "old_id": "4be942d27cc3dbb66adf72a79699032f008d24df",
      "old_mode": 33188,
      "old_path": "verilog/rtl/BrqRV_EB1/design/eb1_lsu_dccm_mem.sv",
      "new_id": "d23079cd539a9f8d9d7ffd701e036b0706ea2c0d",
      "new_mode": 33188,
      "new_path": "verilog/rtl/BrqRV_EB1/design/eb1_lsu_dccm_mem.sv"
    },
    {
      "type": "modify",
      "old_id": "38e24c51d38380c8fb9bb2aa15d5ba87e2422a5d",
      "old_mode": 33188,
      "old_path": "verilog/rtl/BrqRV_EB1/design/ifu/eb1_ifu_iccm_mem.sv",
      "new_id": "9c3f77ac60821170f9fce751b4259e6acb500f7f",
      "new_mode": 33188,
      "new_path": "verilog/rtl/BrqRV_EB1/design/ifu/eb1_ifu_iccm_mem.sv"
    },
    {
      "type": "modify",
      "old_id": "4be942d27cc3dbb66adf72a79699032f008d24df",
      "old_mode": 33188,
      "old_path": "verilog/rtl/BrqRV_EB1/design/lsu/eb1_lsu_dccm_mem.sv",
      "new_id": "d23079cd539a9f8d9d7ffd701e036b0706ea2c0d",
      "new_mode": 33188,
      "new_path": "verilog/rtl/BrqRV_EB1/design/lsu/eb1_lsu_dccm_mem.sv"
    }
  ]
}