)]}' { "commit": "40a67c59cbd1a564fe9083a00e781456527b2371", "tree": "8b3f8bf3fc7e76ef2f633ff26970c426a33e5236", "parents": [ "1cb01a05512db044ec776601bc1893082f3cf13c" ], "author": { "name": "hamzashabbir517", "email": "shabbirhamza517@gmail.com", "time": "Wed Jun 09 14:34:24 2021 +0500" }, "committer": { "name": "hamzashabbir517", "email": "shabbirhamza517@gmail.com", "time": "Wed Jun 09 14:34:24 2021 +0500" }, "message": "Integration Completed\n", "tree_diff": [ { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "190ed8b06be1313a6dc0d6cfc4b20dad57782987", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/ahb_to_axi4.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "18e5313ddec54f6db2fc5f3906ddef6630705917", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/axi4_to_ahb.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "af6cd8c48b37e66b8b17e13dff5134198cd35be5", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/beh_lib.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "2c9f8c55087edccf67bdcab880daba87cb844f70", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/common_defines.vh" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "25328eabec30865aa1d39815da2fcdd719d8b5c2", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/dmi_jtag_to_core_sync.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "3f0682fa1c5cdf8ad2fc31d427affe8f9d9ddc4e", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/dmi_wrapper.v" }, { "type": "rename", "old_id": "72a03f6dc59b496b964f815f8a1db44d211da5a4", "old_mode": 33188, "old_path": "verilog/rtl/BrqRV_EB1/design/dbg/eb1_dbg.sv", "new_id": "72a03f6dc59b496b964f815f8a1db44d211da5a4", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/eb1_dbg.sv", "score": 100 }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "3c081453d318360c113d54e21e14bf146384edd1", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/eb1_dec.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "b6635453f8805f0a247d0a0255907d6558910b8c", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/eb1_dec_decode_ctl.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "62ddf2ea9141bdc1bade22178b69c9612c3f3cb0", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/eb1_dec_gpr_ctl.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "0eb95df09f9a74d6260b5c00ac8f90727b353985", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/eb1_dec_ib_ctl.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "83f0a9d7bcd98ed9562adae848553e0cdb6205a4", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/eb1_dec_tlu_ctl.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "05f9d1281b98b596d689027b0965cd4d8d563640", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/eb1_dec_trigger.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "15df5497727defa76a208a12de12d752733cf68e", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/eb1_def.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "5df586a1d8a0ed752588d8c6d79b000a9393c728", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/eb1_exu.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "9d05f43bea9815be1de9ed7e97442cca91f4a469", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/eb1_exu_alu_ctl.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "a3b438e88ba5cfc82f5829c476097cab39aac3de", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/eb1_exu_div_ctl.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "345d5f410feb22b599dfa9809ae8fafcca66a926", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/eb1_exu_mul_ctl.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "6208094f78ee0378a0f55abd0d63db6b3b884a63", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/eb1_ifu.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "2d4e82234903497897db16ca963adf9ca07c384c", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/eb1_ifu_aln_ctl.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "eae8a4e474881d11e0f40b9c2756d8c9dbd56f33", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/eb1_ifu_bp_ctl.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "a55e30f5b5cc01f714faf03ba65da4395857b369", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/eb1_ifu_compress_ctl.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "f849bc032a521ab1209a5c358ce42d94405983c7", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/eb1_ifu_ic_mem.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "38e24c51d38380c8fb9bb2aa15d5ba87e2422a5d", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/eb1_ifu_iccm_mem.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "d5f59a80176d794c86e8f4db7ad6200deb6969c0", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/eb1_ifu_ifc_ctl.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "77c9ebd181b6b398812ecde238ea5061da93198b", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/eb1_ifu_mem_ctl.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "3aee6f3e18ed2ba90aaeb9a35408c31847d83d9a", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/eb1_lib.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "31d1148828075fd9eb5d1f42421922468568cea2", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/eb1_lsu.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "010779b5bdd410368538932086e048283e662357", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/eb1_lsu_addrcheck.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "1293f6e14b592ff78239a43cf889639427f29211", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/eb1_lsu_bus_buffer.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "fe80ab09e9727c3e9991e86a37dff97a6afa83bf", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/eb1_lsu_bus_intf.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "afa1be99951245aa1cf4709570d9d5a24b08ce49", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/eb1_lsu_clkdomain.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "ba070bcee6f8781316776c2b61a358382914e610", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/eb1_lsu_dccm_ctl.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "4be942d27cc3dbb66adf72a79699032f008d24df", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/eb1_lsu_dccm_mem.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "c91a01f7d031ccb1ebc42520966fadd2459d36df", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/eb1_lsu_ecc.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "7b0517bcc50de4513d62be50443252c8a7e15bdb", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/eb1_lsu_lsc_ctl.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "1704a45b27f37e4aa9655275be44861a73cf8692", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/eb1_lsu_stbuf.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "d3c5058ac076efe46f8297a02777a6c89f621dcb", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/eb1_lsu_trigger.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "77adbc4e71c97c94cb3ab4bc1f95bc185d1b1474", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/eb1_param.vh" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "af6de1e3d43d2be2a0bebf169b14a32bba4a973c", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/eb1_pdef.vh" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "c28bc9d0776d462de57dfeba6b368d3bb313d144", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/iccm_controller.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "0b9763ce29f455171f3aa83026aaa4ca557e8fe6", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/pd_defines.vh" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "d4969b30aa3d1c4debd91de649fa6c19b38b9b4d", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/rvjtag_tap.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "71135fa6e7db0801fd4533dfc8fa0104585a1e9e", "new_mode": 33188, "new_path": "verilog/rtl/BrqRV_EB1/design/uart_rx_prog.v" }, { "type": "modify", "old_id": "3537de803dd1d472e447f0791344cbf5c9391455", "old_mode": 33188, "old_path": "verilog/rtl/uprj_netlists.v", "new_id": "d161757ef72d5aec82e2106e2b967ab94839f03a", "new_mode": 33188, "new_path": "verilog/rtl/uprj_netlists.v" } ] }