)]}'
{
  "commit": "2c840bd5e1c15e326a69b6502c542f2670c1c63a",
  "tree": "44dbdf4ed2e670f3f41f28fcf9470b84c31675df",
  "parents": [
    "d6d25405fb6aff224bc797b38e379d17fe3ae251"
  ],
  "author": {
    "name": "Matt Venn",
    "email": "matt@mattvenn.net",
    "time": "Thu Jun 17 17:46:55 2021 +0200"
  },
  "committer": {
    "name": "Matt Venn",
    "email": "matt@mattvenn.net",
    "time": "Thu Jun 17 17:46:55 2021 +0200"
  },
  "message": "includes\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "58da54f38b3b4e561df65330c046f618b2465bcd",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_includes.v"
    }
  ]
}