)]}'
{
  "commit": "f7787d700f5879a022fe12706f04b261ce77daf8",
  "tree": "7b4bb7c3879bde2ae7c76453a9f32a14a406b972",
  "parents": [
    "eebfa7c685e3fb824bac9f194d2ec53d41212b2f"
  ],
  "author": {
    "name": "Tom",
    "email": "tom",
    "time": "Thu Jun 17 00:15:45 2021 -0700"
  },
  "committer": {
    "name": "Tom",
    "email": "tom",
    "time": "Thu Jun 17 00:15:45 2021 -0700"
  },
  "message": "Adding yaml and verilog\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "8ba8660f8a624aeafeed5871dd451128d2e0e407",
      "old_mode": 33188,
      "old_path": "info.yaml",
      "new_id": "1a54163bc5cee36e2208b7df353a0b49b642b5f7",
      "new_mode": 33188,
      "new_path": "info.yaml"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "195623479455a07364589a8223a7f85a8521e6b5",
      "new_mode": 33188,
      "new_path": "verilog/rtl/bgr.v"
    },
    {
      "type": "modify",
      "old_id": "a4a8c1a0b8b56d6de211a8b968bfe49b0400f389",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_analog_project_wrapper.v",
      "new_id": "cbf04bc592a20a224e39def53e30cede1191d5ca",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_analog_project_wrapper.v"
    }
  ]
}