)]}'
{
  "commit": "923eb270db8fd74a02e283f5eeb8521533b2ac85",
  "tree": "a376f49176c9d6f5406d9101348cb1721693aa6e",
  "parents": [
    "4e3b4427573642b03238e690db300f022a31c2c7"
  ],
  "author": {
    "name": "Anmol Purty",
    "email": "62499408+an3ol@users.noreply.github.com",
    "time": "Sat May 15 15:11:48 2021 +0530"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Sat May 15 15:11:48 2021 +0530"
  },
  "message": "Add files via upload",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b7b170de8b3fd63187d6d8500f3ec30b79f55c91",
      "new_mode": 33188,
      "new_path": "caravel/verilog/gl/DFFRAM.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "eed6cd7592364d41144925829baedaa3889fc724",
      "new_mode": 33188,
      "new_path": "caravel/verilog/gl/__user_project_wrapper.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "dba800b1f13951ccbec70bbb7cf605d332956607",
      "new_mode": 33188,
      "new_path": "caravel/verilog/gl/caravan.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "4ef6950cb00f5bea9a8e66c8bfabf256694e8c00",
      "new_mode": 33188,
      "new_path": "caravel/verilog/gl/caravel.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "44c7f86fe4956ac05ba19fbccff2fcebca28bada",
      "new_mode": 33188,
      "new_path": "caravel/verilog/gl/chip_io.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "85db1798a4521319bd452dfcd0dfed1fb8337e35",
      "new_mode": 33188,
      "new_path": "caravel/verilog/gl/digital_pll.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "2488ba23656b8069bbedbdfedef107899a2fff78",
      "new_mode": 33188,
      "new_path": "caravel/verilog/gl/gpio_control_block.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "f2f5def67c3a2643e6c06f1e4c9b041a3dfe3f59",
      "new_mode": 33188,
      "new_path": "caravel/verilog/gl/mgmt_core.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "51285f9a761533abf22f9226148cb2fba5e0c7d9",
      "new_mode": 33188,
      "new_path": "caravel/verilog/gl/mgmt_protect.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "c17867a9aec1b5737a6c1961130cc5da1748acea",
      "new_mode": 33188,
      "new_path": "caravel/verilog/gl/mgmt_protect_hv.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b00986686ba69bf28c55bb1cd5d1fded221b31ee",
      "new_mode": 33188,
      "new_path": "caravel/verilog/gl/mprj2_logic_high.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "a624eb161fe7f7178f9eebe3f70e1e7779731eda",
      "new_mode": 33188,
      "new_path": "caravel/verilog/gl/mprj_logic_high.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7147a5c1f093655394d7e1ecb2c542939899ea9d",
      "new_mode": 33188,
      "new_path": "caravel/verilog/gl/sky130_fd_sc_hvl__lsbufhv2lv_1_wrapped.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "f212dc2ad6d24514bbd621ad535fead5829d0673",
      "new_mode": 33188,
      "new_path": "caravel/verilog/gl/storage.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "0282cfa599e35738947124146cd87627478c5876",
      "new_mode": 33188,
      "new_path": "caravel/verilog/gl/user_id_programming.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b80677f2bc36038fe1e222f94f6e88cd8a7514b5",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/DFFRAM.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "22ab55eb18ad7729544e4633abd1d3612a229388",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/DFFRAMBB.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "8bcafd1774e638edf547ec39d426915a54a04105",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/README"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "918b3c48548682cf0b9ff379137529d5fa565311",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/__uprj_analog_netlists.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "673a32a6c2ef413996a9d7fb85bb399a1b9f73b8",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/__uprj_netlists.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "2d5ed70478f8c04c6eb673201e559ad40db2e1a8",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/__user_analog_project_wrapper.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "a6d8911b2ca2a693edbd97908aff9a41eca32a80",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/__user_project_wrapper.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "da9d245edeada4ff782dce9789dbd6ea8f125082",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/caravan.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b8fd3a9cbb41b938be44beebc2529a332b228c89",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/caravan_netlists.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "1cbc6053470a5a8dc94dd4f6262d203060f41710",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/caravel.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "cc0af252b75c417c8087aadd8ba4de925690aa88",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/caravel_clocking.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "1cc6e898a49c5e2fcde64bb2b4dd2fccc4b7c265",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/caravel_netlists.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "39529c5071ba9288f8d57d69658a41a56c7f6803",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/chip_io.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "799403dfe1e2c91794619d5695165f07389ab295",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/chip_io_alt.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "49ff44bf6f7d7ec83ffaae1fa87f4fde75ca21ef",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/clock_div.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e9e835102f2e7821c44b6d72df29066e006bd8b9",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/convert_gpio_sigs.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e13172eb935ab21ca5041efb0f469b84e45fa931",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/counter_timer_high.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "06ed5d1836f9f99ed162b7808c3c1138a49386d3",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/counter_timer_low.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7fefe52dbb9bb7566dd554a14c48a94a72c64986",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/defines.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b8dd69e9a7031c32b167521942879510c97287ef",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/digital_pll.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "ae13d9d103a1f9f7675678812d3091f1071317fa",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/digital_pll_controller.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7d5924bffc187df3019f84aaa7cda789afa02a5f",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/gpio_control_block.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "9941fc963924cb205a780777c5e789eac8cf6eca",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/gpio_wb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "37c27c86ae72f7d3456eae986f6e0297ecb6bb6f",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/housekeeping_spi.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "fbbc77cf0acd8aa0ca20cbcf1c73afcbf8e6cb04",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/la_wb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "01bd2e1a4a9422429fa57fac5c7a07487bc141c2",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/mem_wb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "c7eff11a94f27c181fa5f6f0793d46c48ef02d32",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/mgmt_core.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "4d5fd113c2815fef371113a378d0a66043bebe9c",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/mgmt_protect.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "23d9cf60f9e5517d588cab69017fdb4d2a0842f3",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/mgmt_protect_hv.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "d8ae5487f884364072a2248edfa962c5f3787c11",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/mgmt_soc.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e63b1a463c4239b3ca3abe55d347757c698c7140",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/mprj2_logic_high.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "679c7f131be0d7014950b4c6d9bf20cd697cca61",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/mprj_ctrl.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "3a94da0ea967354617d9df4f868d0cc9a77af913",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/mprj_io.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "8801cc8b9bcc2de54f14b608ab6da08e75830f53",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/mprj_logic_high.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "f89ba9084147142eab3e68eff6cfb8c5a7cac73d",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/pads.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "13162736cdd183386506a5c9dd4115f9cab09e30",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/picorv32.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "f20110e9d7dde63a5fecbd3298a5206d6b37d039",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/ring_osc2x13.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "8168c0bb02e056da29ebfa41e60fb3d94dad4d0e",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/simple_por.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "c319de8250943c56ffd4f68ea7b509d07382a3bd",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/simple_spi_master.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "12be16714b0e6aa2d63f7f234a07bf2ba382dc21",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/simpleuart.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "19f19b084a27567e779984eae9c0e319bce35211",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/sky130_fd_sc_hvl__lsbufhv2lv_1_wrapped.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "0e3c95fea5b5b512b01fdb20ab43bc2842343f98",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/spimemio.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "f622079724dde436b0b29237a394002642f85925",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/sram_1rw1r_32_256_8_sky130.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "01dac0dce83cef0595537bec31b7137a86834bd6",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/storage.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "0f2432152dabef493e138d108a8659481df254d1",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/storage_bridge_wb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "c18979eb408fe2b1cdb75e8f885440e31fe7d047",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/sysctrl.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "873bbce202fbcb0fbb149c748ac06bc8edb0beb7",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/user_id_programming.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7ebce83f5a6e6ec6f7aa4d09be8b95a2610fc964",
      "new_mode": 33188,
      "new_path": "caravel/verilog/rtl/wb_intercon.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "3fa6736a335b931b28be2ebeafca356ac41b4b7a",
      "new_mode": 33188,
      "new_path": "caravel/verilog/stubs/sky130_fd_io__top_xres4v2.v"
    }
  ]
}