)]}'
{
  "commit": "3e3ad69eebb6fc0eaabfeeaa8e47b0126eb03454",
  "tree": "0736bf7a68d47e59710fa5a149f5fcd95cbd6bf7",
  "parents": [
    "feff2705824ab11f8852192f64699a541eb0c95b"
  ],
  "author": {
    "name": "Ganesh Gore",
    "email": "goreganesh007@gmail.com",
    "time": "Mon Jul 05 14:43:18 2021 -0600"
  },
  "committer": {
    "name": "Ganesh Gore",
    "email": "goreganesh007@gmail.com",
    "time": "Mon Jul 05 14:43:18 2021 -0600"
  },
  "message": "[Verilog] Updated project files\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "bdd53bae95cb55509b34f78a0e8fb0f545241efd",
      "old_mode": 33188,
      "old_path": "info.yaml",
      "new_id": "c8cc1e3397c5af2d547d23cfccc9a1ee259c44e7",
      "new_mode": 33188,
      "new_path": "info.yaml"
    },
    {
      "type": "delete",
      "old_id": "1ff3547daafe42f83c05ddc4d9bd9a264bd6cb7c",
      "old_mode": 33188,
      "old_path": "verilog/gl/user_proj_example.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "modify",
      "old_id": "913e3ce922c4842a98b02ea061af8770132aa253",
      "old_mode": 33188,
      "old_path": "verilog/gl/user_project_wrapper.v",
      "new_id": "bb2c6c3472311c5964e39ce3cacfc7b0109c596d",
      "new_mode": 33188,
      "new_path": "verilog/gl/user_project_wrapper.v"
    }
  ]
}