)]}'
{
  "commit": "6c8c4032e0affe86a036024eaf1969ccac0ea8fb",
  "tree": "5c508cd656b324f80cb6ef4b760d05338439ddbe",
  "parents": [
    "dd92f31d3a10ce7c0358ba4bbc8daf073bf39205"
  ],
  "author": {
    "name": "Baburaj",
    "email": "teche.raj2019@gmail.com",
    "time": "Sun Jun 06 17:33:11 2021 +0530"
  },
  "committer": {
    "name": "Baburaj",
    "email": "teche.raj2019@gmail.com",
    "time": "Sun Jun 06 17:33:11 2021 +0530"
  },
  "message": " I2C Module from Opencores\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "96cc325df9e18c6bc71b94faab00cebb914a0454",
      "new_mode": 33188,
      "new_path": "verilog/rtl/i2c/i2c_master_bit_ctrl.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "613dda30a332cd8553ac5b72625f451a952ff13e",
      "new_mode": 33188,
      "new_path": "verilog/rtl/i2c/i2c_master_byte_ctrl.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e81c546a6dae84957fd67e5261e4e5e37c3467a0",
      "new_mode": 33188,
      "new_path": "verilog/rtl/i2c/i2c_master_defines.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e7c9dffd060c717b528f0bf50923e72bb334d685",
      "new_mode": 33188,
      "new_path": "verilog/rtl/i2c/i2c_master_top.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "60d4ecbd1037ab1681914e071563893a6ae4b3e4",
      "new_mode": 33188,
      "new_path": "verilog/rtl/i2c/timescale.v"
    }
  ]
}