)]}'
{
  "commit": "09b3fd56f457e9bf4a92858db08c01db272f581b",
  "tree": "1534688610c280b4a450d3a39164058408c00ec6",
  "parents": [
    "713cb54bd7249d1875c0744906939f52e6a7e30a"
  ],
  "author": {
    "name": "Baburaj",
    "email": "teche.raj2019@gmail.com",
    "time": "Sun Jun 06 17:26:41 2021 +0530"
  },
  "committer": {
    "name": "Baburaj",
    "email": "teche.raj2019@gmail.com",
    "time": "Sun Jun 06 17:26:41 2021 +0530"
  },
  "message": "added i2c and rtc modules and related logics\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "ca5ed1702fe126280673cfd4d3656c7a91ed5651",
      "old_mode": 33261,
      "old_path": "openlane/user_proj_example/config.tcl",
      "new_id": "d09259c2c0722ba6433d933cbf6481928c46cc24",
      "new_mode": 33261,
      "new_path": "openlane/user_proj_example/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "c64b09259541622f8aedb6c81bbc5b0f35b0dffe",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_proj_example.v",
      "new_id": "81ce8b06c44955725c3009fd04db1cfbf0843932",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_proj_example.v"
    }
  ]
}