)]}'
{
  "commit": "cb2bba5043ea3ffc243b006986cfa6eb6f9f89e8",
  "tree": "30f6317ef94b6e724467dccfcd17244bcfd854b2",
  "parents": [
    "6debc45128189f12ff0c94a564152ab46eefb936"
  ],
  "author": {
    "name": "zainrizwankhan",
    "email": "65461730+zainrizwankhan@users.noreply.github.com",
    "time": "Sat Jul 10 23:20:36 2021 +0500"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Sat Jul 10 23:20:36 2021 +0500"
  },
  "message": "Fixed bit-width mismatch in assignment",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "f088012922bfe9a1bc8b8106190bc8fc259327e1",
      "old_mode": 33188,
      "old_path": "verilog/rtl/azadi_soc_top_caravel.v",
      "new_id": "ceab097b4360ec266cf16e0132d6cda391708ddb",
      "new_mode": 33188,
      "new_path": "verilog/rtl/azadi_soc_top_caravel.v"
    }
  ]
}