)]}' { "commit": "dcd1995c36f6589f6abe5945a75e3b653c3e396d", "tree": "825f2e235ef00f820f637becd59a0a8884e9380f", "parents": [ "d3e050539b229d532a45c37a645482e081e344cc" ], "author": { "name": "zeeshanrafique23", "email": "zeeshanrafique23@gmail.com", "time": "Tue Jun 01 16:45:51 2021 +0500" }, "committer": { "name": "zeeshanrafique23", "email": "zeeshanrafique23@gmail.com", "time": "Tue Jun 01 16:45:51 2021 +0500" }, "message": "added azadi_soc design files\n", "tree_diff": [ { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "cb81277885768d998ec50dca78066b97934e3c3c", "new_mode": 33188, "new_path": "verilog/rtl/.azadi_soc_top.sv.swp" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "ca62df7b6b9b2e395b242bf7b72865001a279f11", "new_mode": 33188, "new_path": "verilog/rtl/.user_project_wrapper.v.swp" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "44078a06e68fb47553ee3886f39699b68803cdef", "new_mode": 33188, "new_path": "verilog/rtl/PWM.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "da32e03afb501a4da981b76fa98d68c76b38aabb", "new_mode": 33188, "new_path": "verilog/rtl/azadi_soc_top.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "1e83243de2848c95c060927f491eaf659bbd2fa5", "new_mode": 33188, "new_path": "verilog/rtl/brq_core.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "65b428a7fcfc7d64a0e49add816c38462402bab1", "new_mode": 33188, "new_path": "verilog/rtl/brq_core_top.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "3fedb280603b25f2b66ab23f1ba525e9b8ac19cc", "new_mode": 33188, "new_path": "verilog/rtl/brq_counter.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "6b33279b81e2acdaa771c54c5e0e58905788e954", "new_mode": 33188, "new_path": "verilog/rtl/brq_cs_registers.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "b1c4477e0706ef6973f76f0b5f908a37baf5ca0b", "new_mode": 33188, "new_path": "verilog/rtl/brq_csr.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "883cf7a4be60876d2422292d6586dfa59e18efb3", "new_mode": 33188, "new_path": "verilog/rtl/brq_exu.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "99fe60ad120ae32361e561797dab7d52eb76d27f", "new_mode": 33188, "new_path": "verilog/rtl/brq_exu_alu.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "3bb821743ae2a256aaec32842374745ff15b5d55", "new_mode": 33188, "new_path": "verilog/rtl/brq_exu_multdiv_fast.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "5592cb62ab6d95e7844edfc9eedf4aa883d9a47c", "new_mode": 33188, "new_path": "verilog/rtl/brq_exu_multdiv_slow.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "3b1b597e3e0bf940cde49cf3baa24fc27685801c", "new_mode": 33188, "new_path": "verilog/rtl/brq_fp_register_file_ff.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "df82b18a92829324adc3cf8fe05184313aea922c", "new_mode": 33188, "new_path": "verilog/rtl/brq_idu.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "c35f4701a09ac6bec09103ab7a6fa97ceb43bed1", "new_mode": 33188, "new_path": "verilog/rtl/brq_idu_controller.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "3b4c4527576d5b082a15e44a10d9d2cfa09393bf", "new_mode": 33188, "new_path": "verilog/rtl/brq_idu_decoder.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "4331423db0bd7b38954d05794258172f8a3713c4", "new_mode": 33188, "new_path": "verilog/rtl/brq_ifu.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "1a6fc57bdb1ffd2338d1d6520f692ec4fd472ff9", "new_mode": 33188, "new_path": "verilog/rtl/brq_ifu_compressed_decoder.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "91bec3639044e9d4810171587c51eb2f56de73f5", "new_mode": 33188, "new_path": "verilog/rtl/brq_ifu_dummy_instr.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "09bb06c294d2bf2ad3d46c329e316c64eebd71a7", "new_mode": 33188, "new_path": "verilog/rtl/brq_ifu_fifo.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "51a998cc39ec2b809b4fc7d6b54f5135e04aa0db", "new_mode": 33188, "new_path": "verilog/rtl/brq_ifu_icache.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "f3665183cd7710048ddfeb49753671c976a8e378", "new_mode": 33188, "new_path": "verilog/rtl/brq_ifu_prefetch_buffer.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "a87191a8614bf09a522f3c39c68514a775ca58d9", "new_mode": 33188, "new_path": "verilog/rtl/brq_lsu.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "fa44b1d376128440430381b4d7a88435651a56ba", "new_mode": 33188, "new_path": "verilog/rtl/brq_pkg.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "0a5e8001e7f5cb3539b2264ca555124dcff55540", "new_mode": 33188, "new_path": "verilog/rtl/brq_pmp.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "9aa643ea8353f3c3d9179fd46b81f3065df5352d", "new_mode": 33188, "new_path": "verilog/rtl/brq_register_file_ff.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "95e801c006ee7c86c25ac1eaa1383672d51daffe", "new_mode": 33188, "new_path": "verilog/rtl/brq_wbu.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "9f35a44e98039233fb868d31a7e2265f30e70f2c", "new_mode": 33188, "new_path": "verilog/rtl/cf_math_pkg.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "4c5364dcfd3ff6a862b401b98d375f76289a62c4", "new_mode": 33188, "new_path": "verilog/rtl/control_mvp.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "19fb93eac7f6e7ad563f6e15859e007bc98777cc", "new_mode": 33188, "new_path": "verilog/rtl/data_mem_top.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "528c62c60d0f0b50fa99314eb5adc03b9d61f8b5", "new_mode": 33188, "new_path": "verilog/rtl/debug_rom.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "3e884067dc67434338a111e5c2d6d86ea4dae065", "new_mode": 33188, "new_path": "verilog/rtl/debug_rom_one_scratch.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "b3f41fec6175fdec0d146c0a5ae3e3cb51d4e8d3", "new_mode": 33188, "new_path": "verilog/rtl/defs_div_sqrt_mvp.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "3af6081b7fdb5fa6d8c3c80ed681a4405ccd4fab", "new_mode": 33188, "new_path": "verilog/rtl/div_sqrt_top_mvp.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "e74d3207b21f6a9e13fd7f574f90953f4a31afdd", "new_mode": 33188, "new_path": "verilog/rtl/dm_csrs.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "4ef7a26bb3168ea9e2f69a842d3bff4e99802303", "new_mode": 33188, "new_path": "verilog/rtl/dm_mem.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "1b7d0f54a7cb140df4538662329f0c265d9141af", "new_mode": 33188, "new_path": "verilog/rtl/dm_pkg.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "c97f9565ae99c9c55d744809d009c835d02f54cf", "new_mode": 33188, "new_path": "verilog/rtl/dm_sba.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "c1c1de220522dcc68d5614e52c75d78ce5aa96a9", "new_mode": 33188, "new_path": "verilog/rtl/dmi_cdc.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "917cdc6c4b6198bb272afce01acd2dd16b6c5232", "new_mode": 33188, "new_path": "verilog/rtl/dmi_jtag.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "e90f9147f3ecf0ec165af1c54b407dbbf337a5b2", "new_mode": 33188, "new_path": "verilog/rtl/dmi_jtag_tap.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "49a06cae1a90c590f4702bd19765e97ee7b1df9d", "new_mode": 33188, "new_path": "verilog/rtl/down_clocking_even.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "3395908c1ae656ed71ec6014e728b71d3211d306", "new_mode": 33188, "new_path": "verilog/rtl/down_clocking_odd.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "0add43cca0deeab0adc0925bfa60cecdd5c9892d", "new_mode": 33188, "new_path": "verilog/rtl/fifo_async.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "b0ab38aedcd4ba7c98a9a34f323f122a3eb8adfd", "new_mode": 33188, "new_path": "verilog/rtl/fifo_sync.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "98ed07b4d5b4cb43ce55842d73f392c861764a78", "new_mode": 33188, "new_path": "verilog/rtl/fpnew_cast_multi.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "5e4fab9304bf2649ed40f60df93769778ab8b32b", "new_mode": 33188, "new_path": "verilog/rtl/fpnew_classifier.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "937d345006cddb1f4649884f4272603a32ab780a", "new_mode": 33188, "new_path": "verilog/rtl/fpnew_divsqrt_multi.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "420e793c6e9908c694fbfa8257d4136a2b509dc2", "new_mode": 33188, "new_path": "verilog/rtl/fpnew_fma.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "840b8897118b246fe4e80360985c2fae70207e18", "new_mode": 33188, "new_path": "verilog/rtl/fpnew_fma_multi.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "acddd4881bd045a285bb92a4de3e96ed75739255", "new_mode": 33188, "new_path": "verilog/rtl/fpnew_noncomp.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "e3be31d48621148ccd131e0f675b51e8adb15314", "new_mode": 33188, "new_path": "verilog/rtl/fpnew_opgroup_block.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "fda2a57f3889c8699bf217b60f4a64790393f229", "new_mode": 33188, "new_path": "verilog/rtl/fpnew_opgroup_fmt_slice.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "4f139e9b7adbf78b503aecb5fe2393e0ca3b5b92", "new_mode": 33188, "new_path": "verilog/rtl/fpnew_opgroup_multifmt_slice.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "2d258cf2be9ff2ab568b5d89e212309ffa7757ca", "new_mode": 33188, "new_path": "verilog/rtl/fpnew_pkg.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "4e4b7c7f6a7a0a33b91d0edfcf6e4620b4c9b2f4", "new_mode": 33188, "new_path": "verilog/rtl/fpnew_rounding.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "5b37edd645c0d656b969ae857b8a9111692599b3", "new_mode": 33188, "new_path": "verilog/rtl/fpnew_top.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "762553cecebfd7313b71d4266b0fb01de94e0104", "new_mode": 33188, "new_path": "verilog/rtl/gpio.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "b85347a14b39c4ac0dd4ce15b66478db9f13c04f", "new_mode": 33188, "new_path": "verilog/rtl/gpio_reg_pkg.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "1c2ba1366b7affcfe02c31b4ffa8e5c71326ae22", "new_mode": 33188, "new_path": "verilog/rtl/gpio_reg_top.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "99a58efa86065c9e64b38bfbbf2c9dc0b9b572ae", "new_mode": 33188, "new_path": "verilog/rtl/iccm_controller.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "9619890afdd7eae5cc71a88ca62d9ea0802b343f", "new_mode": 33188, "new_path": "verilog/rtl/instr_mem_top.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "0c645e6ebeeef4caec63aa31e2065e611df31226", "new_mode": 33188, "new_path": "verilog/rtl/iteration_div_sqrt_mvp.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "2a67ee07e2ba52bcbf706d3fd937d8ba09a29f9a", "new_mode": 33188, "new_path": "verilog/rtl/jtag_pkg.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "424eb2ef629667300f6f0a04710e51ca8713dba9", "new_mode": 33188, "new_path": "verilog/rtl/lzc.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "f3575c94f2824ac2aa3196a8df89df31df6bbd3c", "new_mode": 33188, "new_path": "verilog/rtl/minus_one.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "590abe969bddccabe201f2a15ae8a40d14032c95", "new_mode": 33188, "new_path": "verilog/rtl/norm_div_sqrt_mvp.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "62bd147f6127d97b90e5a689eefe1a1c33db83bb", "new_mode": 33188, "new_path": "verilog/rtl/nrbd_nrsc_mvp.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "9e0d25f38feed2b109c2915b2bd4308020f36115", "new_mode": 33188, "new_path": "verilog/rtl/preprocess_mvp.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "e379f8a4132c1ca86491b39a9a1807acb0f7095d", "new_mode": 33188, "new_path": "verilog/rtl/prim_arbiter_ppc.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "177d2c0d5dcc2440098f3f042771ff045749d897", "new_mode": 33188, "new_path": "verilog/rtl/prim_clock_gating.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "ec635b8013ed3da0c6c912c6c9c51e3a2bcc305e", "new_mode": 33188, "new_path": "verilog/rtl/prim_filter_ctr.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "ae8f6b62f4c739874f2003165297267763a6a047", "new_mode": 33188, "new_path": "verilog/rtl/prim_generic_clock_inv.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "8f296e62f033eff3f76b187d2f7968a5c353285d", "new_mode": 33188, "new_path": "verilog/rtl/prim_generic_clock_mux2.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "8eacf015f6665bee50201f01c648142c962518d8", "new_mode": 33188, "new_path": "verilog/rtl/prim_generic_flop.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "fdd1358d58770e9366014b18110f45f2b01c09fa", "new_mode": 33188, "new_path": "verilog/rtl/prim_generic_flop_2sync.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "c84e3898cf23506fbc315c60071486c9e01bf266", "new_mode": 33188, "new_path": "verilog/rtl/prim_intr_hw.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "ebe38d1138ffd77c89a9ee88a2eee1a78889dc82", "new_mode": 33188, "new_path": "verilog/rtl/prim_pkg.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "33d429040f3fdf21402e354f722f3d2904d93345", "new_mode": 33188, "new_path": "verilog/rtl/prim_subreg.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "adc144fc103677d7593c52864715e2758fc4875d", "new_mode": 33188, "new_path": "verilog/rtl/prim_subreg_arb.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "00d7e9c90bf90c8fdab77769ba3c1cdf5a23afcd", "new_mode": 33188, "new_path": "verilog/rtl/prim_subreg_ext.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "54d8a37e0db39bc0e4fa1d64f5a1fc01a3c8e967", "new_mode": 33188, "new_path": "verilog/rtl/prim_util_pkg.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "b159a93f7ab1b4d566c02f428fd6943cd8b20154", "new_mode": 33188, "new_path": "verilog/rtl/pwm_top.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "9013a642803b0023395e0432138cc27baf2c639c", "new_mode": 33188, "new_path": "verilog/rtl/rr_arb_tree.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "fca2e705cd5de1b61b5dde343b92e4dc627beed5", "new_mode": 33188, "new_path": "verilog/rtl/rstmgr.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "398652bc102bf6f0a96f2da34c7d8e61b66ac068", "new_mode": 33188, "new_path": "verilog/rtl/rv_dm.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "5d77a3bee538bb15cee718472bb94b439e0e41cd", "new_mode": 33188, "new_path": "verilog/rtl/rv_plic.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "c81810b24b64e2ccc2cf33134cd8b9050e684906", "new_mode": 33188, "new_path": "verilog/rtl/rv_plic_gateway.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "ca7182f8b3f96d212202cc1591e614609e6c4cc8", "new_mode": 33188, "new_path": "verilog/rtl/rv_plic_reg_pkg.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "d7c1e35560e391b5321ca8cc51a2b2f846598cc7", "new_mode": 33188, "new_path": "verilog/rtl/rv_plic_reg_top.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "045c202a8aae775aa47e2cbb98d74cc18b27601b", "new_mode": 33188, "new_path": "verilog/rtl/rv_plic_target.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "d88c28e3bb9ae6a90588a17b661474132a0374a0", "new_mode": 33188, "new_path": "verilog/rtl/rv_timer.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "30cfb447911a14227dce5331a05b8e7e2ae4ad46", "new_mode": 33188, "new_path": "verilog/rtl/rv_timer_reg_pkg.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "62f1c513187f4da9a1df458e80ee07a77b1a47a8", "new_mode": 33188, "new_path": "verilog/rtl/rv_timer_reg_top.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "2086eaa8b63ef3fb7f7b7f8bae564335c2f490c4", "new_mode": 33188, "new_path": "verilog/rtl/spi_clgen.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "b1c24535fa77fcf224a7d3c94192889c7d54d96e", "new_mode": 33188, "new_path": "verilog/rtl/spi_core.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "3e43ac9604d25e3d78a61acec26df0cbd473eae3", "new_mode": 33188, "new_path": "verilog/rtl/spi_defines.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "9bc60672f47721e81b23b750199d77b8c7dfee0c", "new_mode": 33188, "new_path": "verilog/rtl/spi_shift.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "6c6560139343e6f6fb7933b99495c59733931e64", "new_mode": 33188, "new_path": "verilog/rtl/spi_top.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "8fac6717b3602665de6064e55d487aa4c5587a06", "new_mode": 33188, "new_path": "verilog/rtl/sram.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "7cd1c626e44fc98bc9376fbe9f7426fe43da7b37", "new_mode": 33188, "new_path": "verilog/rtl/timer_core.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "4421478c678cebc02fc6dfd645cea56300093e01", "new_mode": 33188, "new_path": "verilog/rtl/tl_main_pkg.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "65f3a0b606b3c5a41979e5b36e03687bc73c1a56", "new_mode": 33188, "new_path": "verilog/rtl/tl_xbar_main.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "c801bc53cc6b5c2d2709e4e8c41b8b0cc0288419", "new_mode": 33188, "new_path": "verilog/rtl/tlul_adapter_reg.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "32d7b672da24072a7521d58e28c716045112534d", "new_mode": 33188, "new_path": "verilog/rtl/tlul_err.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "bd5a73c6774e15337ec72c951876a86dc9abcfbb", "new_mode": 33188, "new_path": "verilog/rtl/tlul_err_resp.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "917e059a03cfc351accf0f5153f92935f8d2365e", "new_mode": 33188, "new_path": "verilog/rtl/tlul_fifo_sync.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "8d18df5b142511eebd9c583e818365c401bb9634", "new_mode": 33188, "new_path": "verilog/rtl/tlul_host_adapter.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "9da373f2f165c2e15560b1112fc4495e19f25930", "new_mode": 33188, "new_path": "verilog/rtl/tlul_pkg.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "8ab6bdb2fd067938014a651d2da4da70de2011cf", "new_mode": 33188, "new_path": "verilog/rtl/tlul_socket_1n.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "2a9d335ffeb7cb9a0df9a743f1ba016bdbdecf67", "new_mode": 33188, "new_path": "verilog/rtl/tlul_socket_m1.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "dc7755535e8d4ef0c855a6e1248d55dddd2a8b54", "new_mode": 33188, "new_path": "verilog/rtl/tlul_sram_adapter.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "090b02b912f8d5acbb22626b171d804b1da6da6c", "new_mode": 33188, "new_path": "verilog/rtl/uart.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "c205d9034735f257dbe0a7cc41c2c7d3ddf11142", "new_mode": 33188, "new_path": "verilog/rtl/uart_core.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "22ae7ac1225bc2fcd27287a1fda674c49e06ef99", "new_mode": 33188, "new_path": "verilog/rtl/uart_reg_pkg.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "4342e2a2715f778601ab24884cd53fe7214e5353", "new_mode": 33188, "new_path": "verilog/rtl/uart_reg_top.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "829895a8dca79224e006668e84536147eb4835b1", "new_mode": 33188, "new_path": "verilog/rtl/uart_rx.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "fb43991143b11d2b77096adff0bc29fd18bbe437", "new_mode": 33188, "new_path": "verilog/rtl/uart_rx_prog.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "d10d16a6f9abc6cc939c2105a0d0504b9088a2a4", "new_mode": 33188, "new_path": "verilog/rtl/uart_tx.sv" } ] }