)]}'
{
  "commit": "fa14e325ca198a100cfd2ac78190def0f51cd1ce",
  "tree": "ce7cc9ab838027d816dd189446d485c8080bbb75",
  "parents": [
    "76ab1aa60324bb41a2a36a5586932f33c2bb4a5f"
  ],
  "author": {
    "name": "manikandan-phd",
    "email": "manikandan_phd@outlook.com",
    "time": "Sat Jun 19 04:30:10 2021 +0530"
  },
  "committer": {
    "name": "manikandan-phd",
    "email": "manikandan_phd@outlook.com",
    "time": "Sat Jun 19 04:30:10 2021 +0530"
  },
  "message": "final design for submission\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "1ff3547daafe42f83c05ddc4d9bd9a264bd6cb7c",
      "old_mode": 33188,
      "old_path": "verilog/gl/user_proj_example.v",
      "new_id": "ae52f0b689f34c59f8b11fe805bfc9d4b2198696",
      "new_mode": 33188,
      "new_path": "verilog/gl/user_proj_example.v"
    }
  ]
}