)]}' { "commit": "1d1e8c33dce585483cf2a505913dba3d215b9fd5", "tree": "22b6248e1c0726c5367892f1c3cc9982cd407f91", "parents": [ "a21b45f9a29f6c637d9466d021b66d354800494f" ], "author": { "name": "Andrew Attwood", "email": "andrewattwood@gmail.com", "time": "Fri Nov 26 15:05:07 2021 +0000" }, "committer": { "name": "Andrew Attwood", "email": "andrewattwood@gmail.com", "time": "Fri Nov 26 15:05:07 2021 +0000" }, "message": "updated license info and added the description to the read me\n", "tree_diff": [ { "type": "modify", "old_id": "e5ed72c3cc9225695604139ddf806ffe0399eedc", "old_mode": 33188, "old_path": "README.md", "new_id": "0a5cf790593b7dc4542117ac245b39916468f50d", "new_mode": 33188, "new_path": "README.md" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "516fa343640f7cb218e74d239b41f7849b5c9b72", "new_mode": 33188, "new_path": "docs/source/fig2.png" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "34ae80f8e06f9391c6df2fc93227bf27038a394f", "new_mode": 33188, "new_path": "docs/source/fig3.png" }, { "type": "modify", "old_id": "4d88493042341558d2fd56c86b269ed7ab2f6ae0", "old_mode": 33188, "old_path": "verilog/rtl/Config.v", "new_id": "37cf652da6a92e3579d577e413d1b72611404ac0", "new_mode": 33188, "new_path": "verilog/rtl/Config.v" }, { "type": "modify", "old_id": "35c40c66be672f7e4a826d164bbe2bb462d3499e", "old_mode": 33188, "old_path": "verilog/rtl/ConfigFSM.v", "new_id": "fa143aca3c63d63c7a8233289132b147d4b186ca", "new_mode": 33188, "new_path": "verilog/rtl/ConfigFSM.v" }, { "type": "modify", "old_id": "42b8e9254eb25df3c3d541558dea5d688d3d647e", "old_mode": 33188, "old_path": "verilog/rtl/Config_access.v", "new_id": "014f33ae89b066f2a82e3fa2e1cef0db70010f5c", "new_mode": 33188, "new_path": "verilog/rtl/Config_access.v" }, { "type": "modify", "old_id": "3d7740c46252b93e4f37951851fad4eb91047bd7", "old_mode": 33188, "old_path": "verilog/rtl/DSP_bot_ConfigMem.v", "new_id": "71d4e0dc21b7be7692d6b899ad00f003d254fb97", "new_mode": 33188, "new_path": "verilog/rtl/DSP_bot_ConfigMem.v" }, { "type": "modify", "old_id": "cd3afd87d01eaa9e784ec47e3a0052d38cf5ff18", "old_mode": 33188, "old_path": "verilog/rtl/DSP_bot_switch_matrix.v", "new_id": "26f4e78d1f57b35f3533b14ccc984f4400d1fd4e", "new_mode": 33188, "new_path": "verilog/rtl/DSP_bot_switch_matrix.v" }, { "type": "modify", "old_id": "6c91cc047502c87eeb2d86fd6fe18da4eafa8477", "old_mode": 33188, "old_path": "verilog/rtl/DSP_bot_tile.v", "new_id": "d14f814ac36e93f0193a39c34027585aed963fdb", "new_mode": 33188, "new_path": "verilog/rtl/DSP_bot_tile.v" }, { "type": "modify", "old_id": "34478d60faa118317ac232e7a2d4c81162d54106", "old_mode": 33188, "old_path": "verilog/rtl/DSP_tile.v", "new_id": "abd773ca7908a1316296112dbbc96edc0ede4d8b", "new_mode": 33188, "new_path": "verilog/rtl/DSP_tile.v" }, { "type": "modify", "old_id": "234a2756ca2bcfa68e85df2e98d4308301dadcff", "old_mode": 33188, "old_path": "verilog/rtl/DSP_top_ConfigMem.v", "new_id": "b933548ebab9a8d192a645121f164c80488ca205", "new_mode": 33188, "new_path": "verilog/rtl/DSP_top_ConfigMem.v" }, { "type": "modify", "old_id": "f320f34cf82930efbfe3f4a9a4ad70ed1e1fe796", "old_mode": 33188, "old_path": "verilog/rtl/DSP_top_switch_matrix.v", "new_id": "b2402dea7bc0978d4580d22c498185cde8a0dae6", "new_mode": 33188, "new_path": "verilog/rtl/DSP_top_switch_matrix.v" }, { "type": "modify", "old_id": "e3def5b3b2ba3534e54430d1beff13f0074012b6", "old_mode": 33188, "old_path": "verilog/rtl/DSP_top_tile.v", "new_id": "cd3f3105abf1fb06bc6e014e4307bf80a1fd1739", "new_mode": 33188, "new_path": "verilog/rtl/DSP_top_tile.v" }, { "type": "modify", "old_id": "220e1c3a899f0d26482b166fd7fa67cf1502c244", "old_mode": 33188, "old_path": "verilog/rtl/E_CPU_IO_ConfigMem.v", "new_id": "56b07d65633602a2a0ff3e154581c523f30ffe5a", "new_mode": 33188, "new_path": "verilog/rtl/E_CPU_IO_ConfigMem.v" }, { "type": "modify", "old_id": "d1cb608524a1d22747362069c016fa56d68a4abe", "old_mode": 33188, "old_path": "verilog/rtl/E_CPU_IO_bot_ConfigMem.v", "new_id": "727f86776fe9235f87280761e5e14af63c9413dd", "new_mode": 33188, "new_path": "verilog/rtl/E_CPU_IO_bot_ConfigMem.v" }, { "type": "modify", "old_id": "7ddff6757c171c8f229244c85e3b54265919a8c8", "old_mode": 33188, "old_path": "verilog/rtl/E_CPU_IO_bot_switch_matrix.v", "new_id": "05ccd1020d21cfe016b886af2ff1171794148ac4", "new_mode": 33188, "new_path": "verilog/rtl/E_CPU_IO_bot_switch_matrix.v" }, { "type": "modify", "old_id": "0570a51a1577d10ecb8669d0feec55f2168914d3", "old_mode": 33188, "old_path": "verilog/rtl/E_CPU_IO_bot_tile.v", "new_id": "9e3731f76412743a48838e1511c6fcb836b5e218", "new_mode": 33188, "new_path": "verilog/rtl/E_CPU_IO_bot_tile.v" }, { "type": "modify", "old_id": "cdd6e6023b2ad356ae078acd87a616d607460f02", "old_mode": 33188, "old_path": "verilog/rtl/E_CPU_IO_switch_matrix.v", "new_id": "dd9a9080368aa45b4e58134387e24702ab378742", "new_mode": 33188, "new_path": "verilog/rtl/E_CPU_IO_switch_matrix.v" }, { "type": "modify", "old_id": "5a14bd7df49008f4ac805a360c8f901f423e1eb5", "old_mode": 33188, "old_path": "verilog/rtl/E_CPU_IO_tile.v", "new_id": "da84af68e6f70208ac673cac386df8b2542bae8b", "new_mode": 33188, "new_path": "verilog/rtl/E_CPU_IO_tile.v" }, { "type": "modify", "old_id": "ae987bb996a73ad2ca3ba4d292bb3a245ec2aeb6", "old_mode": 33188, "old_path": "verilog/rtl/Frame_Data_Reg_Pack.v", "new_id": "f8b197198d26f7b56d80f26958bc4a064d047ccd", "new_mode": 33188, "new_path": "verilog/rtl/Frame_Data_Reg_Pack.v" }, { "type": "modify", "old_id": "010e317e0b0ba549af71626e7615f455dfaa85c9", "old_mode": 33188, "old_path": "verilog/rtl/Frame_Select_Pack.v", "new_id": "7423643811050e62df00d5de069034ccf0a2e094", "new_mode": 33188, "new_path": "verilog/rtl/Frame_Select_Pack.v" }, { "type": "modify", "old_id": "23352ca827e1c75c4a732f43fe3dbe5954a1ff37", "old_mode": 33188, "old_path": "verilog/rtl/IO_1_bidirectional_frame_config_pass.v", "new_id": "1c48e5580488ab1eb59e3c63176f7a108c0e2dae", "new_mode": 33188, "new_path": "verilog/rtl/IO_1_bidirectional_frame_config_pass.v" }, { "type": "modify", "old_id": "7a0c69f76e8148d3bee6cac1483be5120580dd85", "old_mode": 33188, "old_path": "verilog/rtl/InPass4_frame_config_mux.v", "new_id": "c008ce3b4cd5616cb4ce164f17868620895455c3", "new_mode": 33188, "new_path": "verilog/rtl/InPass4_frame_config_mux.v" }, { "type": "modify", "old_id": "9360ea0bd0c2db887bd57856fbe903b931faf394", "old_mode": 33188, "old_path": "verilog/rtl/LUT4AB_ConfigMem.v", "new_id": "76d0dd6a39e7220f316e27d8fbb49b856d47750a", "new_mode": 33188, "new_path": "verilog/rtl/LUT4AB_ConfigMem.v" }, { "type": "modify", "old_id": "1391e4494eb03366799c71fe100619bc94804399", "old_mode": 33188, "old_path": "verilog/rtl/LUT4AB_switch_matrix.v", "new_id": "c229ab11efe2a84574ee3b9a6cca6514723c007d", "new_mode": 33188, "new_path": "verilog/rtl/LUT4AB_switch_matrix.v" }, { "type": "modify", "old_id": "f52a40a7c8c8a99b398ecb7510dbf38b820e2c72", "old_mode": 33188, "old_path": "verilog/rtl/LUT4AB_tile.v", "new_id": "591d44d01b9df023320e482b212bdcc90462ebe2", "new_mode": 33188, "new_path": "verilog/rtl/LUT4AB_tile.v" }, { "type": "modify", "old_id": "99bd8b5416826b27ae7454e2fefeef098639ed3a", "old_mode": 33188, "old_path": "verilog/rtl/LUT4c_frame_config_dffesr.v", "new_id": "85c0bda87c6c4c9d72ff7250da77c646d1ca78e7", "new_mode": 33188, "new_path": "verilog/rtl/LUT4c_frame_config_dffesr.v" }, { "type": "modify", "old_id": "76417bd868fa415ebc2d2dab76d32f7efd631406", "old_mode": 33188, "old_path": "verilog/rtl/MULADD.v", "new_id": "d04ac1717bd78129ca708a2706fe72116c42f261", "new_mode": 33188, "new_path": "verilog/rtl/MULADD.v" }, { "type": "modify", "old_id": "ae7b59f0b16b50e71a6f5541d520ddb7c9c8c433", "old_mode": 33188, "old_path": "verilog/rtl/MUX8LUT_frame_config_mux.v", "new_id": "05310ede4da5b09443a9345f236fe33f7ef508fd", "new_mode": 33188, "new_path": "verilog/rtl/MUX8LUT_frame_config_mux.v" }, { "type": "modify", "old_id": "36aee54bc5ced981426f82b70c13a7868b7d1be0", "old_mode": 33188, "old_path": "verilog/rtl/N_term_DSP_switch_matrix.v", "new_id": "191c608c79b6d261604efebaa4340d49e8058236", "new_mode": 33188, "new_path": "verilog/rtl/N_term_DSP_switch_matrix.v" }, { "type": "modify", "old_id": "b4a4bef839a4afd0f040a1c879d5a79ee0e81968", "old_mode": 33188, "old_path": "verilog/rtl/N_term_DSP_tile.v", "new_id": "99063cb76099164780afb65ed1145eca4741c2fd", "new_mode": 33188, "new_path": "verilog/rtl/N_term_DSP_tile.v" }, { "type": "modify", "old_id": "2ed061cc46d6b51c215e0d10b2fedebcfee0025a", "old_mode": 33188, "old_path": "verilog/rtl/N_term_RAM_IO_switch_matrix.v", "new_id": "e32ce137bb4bb7ec67909dd53342eaaf065969c8", "new_mode": 33188, "new_path": "verilog/rtl/N_term_RAM_IO_switch_matrix.v" }, { "type": "modify", "old_id": "3b2d2ce1a6e1b35c1e1290b1e6038536cbd32c64", "old_mode": 33188, "old_path": "verilog/rtl/N_term_RAM_IO_tile.v", "new_id": "37ce9ae692b6e7a88edeb1dbb9eb870fcfe59427", "new_mode": 33188, "new_path": "verilog/rtl/N_term_RAM_IO_tile.v" }, { "type": "modify", "old_id": "1684669cddce95aaf64c4f71d89b6845f01ddd65", "old_mode": 33188, "old_path": "verilog/rtl/N_term_single2_switch_matrix.v", "new_id": "25270dbb7d54bd93680347a6e136545234a8f341", "new_mode": 33188, "new_path": "verilog/rtl/N_term_single2_switch_matrix.v" }, { "type": "modify", "old_id": "fe0333cc1e5c78cf35830de0002ec1064ff51604", "old_mode": 33188, "old_path": "verilog/rtl/N_term_single2_tile.v", "new_id": "0cc1a736abaf31613555b45333707ae62f53eed9", "new_mode": 33188, "new_path": "verilog/rtl/N_term_single2_tile.v" }, { "type": "modify", "old_id": "07823bca0abe172b8e1ea439b35fd6e1915a2191", "old_mode": 33188, "old_path": "verilog/rtl/N_term_single_switch_matrix.v", "new_id": "c5ef424d7b2e0a3768e42013d24376ee3aa89b79", "new_mode": 33188, "new_path": "verilog/rtl/N_term_single_switch_matrix.v" }, { "type": "modify", "old_id": "343027e311885e8234929df5ce22a87b13edaa84", "old_mode": 33188, "old_path": "verilog/rtl/N_term_single_tile.v", "new_id": "e5e54092d4de938e7ad3edeaada1d979e97b2f14", "new_mode": 33188, "new_path": "verilog/rtl/N_term_single_tile.v" }, { "type": "modify", "old_id": "226229e053920019d273562cb7e2a56672abe5fe", "old_mode": 33188, "old_path": "verilog/rtl/OutPass4_frame_config_mux.v", "new_id": "4668174a50ee5c06fe1c7ea71d5ee48010e57715", "new_mode": 33188, "new_path": "verilog/rtl/OutPass4_frame_config_mux.v" }, { "type": "modify", "old_id": "e21446dea291b4135159086a2e47345daee95a50", "old_mode": 33188, "old_path": "verilog/rtl/RAM_IO_ConfigMem.v", "new_id": "f4449984d910361832d451315c0e4f33029c097b", "new_mode": 33188, "new_path": "verilog/rtl/RAM_IO_ConfigMem.v" }, { "type": "modify", "old_id": "fa24681faedefe0f48cdc38d85f133aa78567487", "old_mode": 33188, "old_path": "verilog/rtl/RAM_IO_switch_matrix.v", "new_id": "114335c7d07c5f3038159406264bcf1dfbbe3007", "new_mode": 33188, "new_path": "verilog/rtl/RAM_IO_switch_matrix.v" }, { "type": "modify", "old_id": "a46ef26a5186620c23d40b91b70c9f4201ff1c62", "old_mode": 33188, "old_path": "verilog/rtl/RAM_IO_tile.v", "new_id": "5cbbe320b6923e420f8d8ee2614c98525aa76f53", "new_mode": 33188, "new_path": "verilog/rtl/RAM_IO_tile.v" }, { "type": "modify", "old_id": "6b3c462bd8d5c31ae88e7e550eda123b0a1a6ea1", "old_mode": 33188, "old_path": "verilog/rtl/RegFile_32x4.v", "new_id": "01032e10105aebafa5174f2114c479f2fee4734d", "new_mode": 33188, "new_path": "verilog/rtl/RegFile_32x4.v" }, { "type": "modify", "old_id": "80dc81ea665250b26c74cd5d0b71a95c8352a26e", "old_mode": 33188, "old_path": "verilog/rtl/RegFile_ConfigMem.v", "new_id": "b6fa03bf1b07d4880a18377d96cb490d1e9dfaa7", "new_mode": 33188, "new_path": "verilog/rtl/RegFile_ConfigMem.v" }, { "type": "modify", "old_id": "5f68a757738b1fefef9233f85ac868700a46547c", "old_mode": 33188, "old_path": "verilog/rtl/RegFile_switch_matrix.v", "new_id": "81345d1becfb072e2beacda1f2d162838b2260d4", "new_mode": 33188, "new_path": "verilog/rtl/RegFile_switch_matrix.v" }, { "type": "modify", "old_id": "23f7ebff2df359cd769b9df244702adba8b3b984", "old_mode": 33188, "old_path": "verilog/rtl/RegFile_tile.v", "new_id": "c1faec310cef3db25029e5755278947c50ea204a", "new_mode": 33188, "new_path": "verilog/rtl/RegFile_tile.v" }, { "type": "modify", "old_id": "5fa74e9d632e542a07a4c638c4d70e178cb9d00f", "old_mode": 33188, "old_path": "verilog/rtl/S_term_DSP_switch_matrix.v", "new_id": "312527ea2631f8b253895112ce5c075804d9ac7f", "new_mode": 33188, "new_path": "verilog/rtl/S_term_DSP_switch_matrix.v" }, { "type": "modify", "old_id": "c9c7aef38aa30422a122aad297187a6ff3ebf94b", "old_mode": 33188, "old_path": "verilog/rtl/S_term_DSP_tile.v", "new_id": "19324e27c4993a552c907689dec8c380904be75f", "new_mode": 33188, "new_path": "verilog/rtl/S_term_DSP_tile.v" }, { "type": "modify", "old_id": "039b0526a670606a63d9f67c6702a8350f4a61d0", "old_mode": 33188, "old_path": "verilog/rtl/S_term_RAM_IO_switch_matrix.v", "new_id": "8af861b578c7ed6a94f09948d69be0bb7b08916c", "new_mode": 33188, "new_path": "verilog/rtl/S_term_RAM_IO_switch_matrix.v" }, { "type": "modify", "old_id": "d1cda158e94f7947c9c13059bb4b2a2690c3e3de", "old_mode": 33188, "old_path": "verilog/rtl/S_term_RAM_IO_tile.v", "new_id": "3660cce1283b722d79b775edf1c46ac3fa693a64", "new_mode": 33188, "new_path": "verilog/rtl/S_term_RAM_IO_tile.v" }, { "type": "modify", "old_id": "f61e4ba0f89a7994cb34881dc9d6846379766756", "old_mode": 33188, "old_path": "verilog/rtl/S_term_single2_switch_matrix.v", "new_id": "47eded7a2e8041d13f535bcce0da372c34aa0176", "new_mode": 33188, "new_path": "verilog/rtl/S_term_single2_switch_matrix.v" }, { "type": "modify", "old_id": "ba887253de01d3b84dc417954018efb05d34e13c", "old_mode": 33188, "old_path": "verilog/rtl/S_term_single2_tile.v", "new_id": "ae84adeda1f7cc69c4b8c5c5a41b3f0977cc791d", "new_mode": 33188, "new_path": "verilog/rtl/S_term_single2_tile.v" }, { "type": "modify", "old_id": "bee2d2dbba712a8cea2a56923a8334fa044f6352", "old_mode": 33188, "old_path": "verilog/rtl/S_term_single_switch_matrix.v", "new_id": "baf7be32d953374c385599ee0750cd8f2ec0951c", "new_mode": 33188, "new_path": "verilog/rtl/S_term_single_switch_matrix.v" }, { "type": "modify", "old_id": "67e7e6ff9a05be1327c23dac6953c337bc8dc6bc", "old_mode": 33188, "old_path": "verilog/rtl/S_term_single_tile.v", "new_id": "ef1a1f4e7bfc0d50d20931cea55cf633bb89956d", "new_mode": 33188, "new_path": "verilog/rtl/S_term_single_tile.v" }, { "type": "modify", "old_id": "6a9af847076c96d1b9d2944d6a68f3be9cbf43fe", "old_mode": 33188, "old_path": "verilog/rtl/W_CPU_IO_ConfigMem.v", "new_id": "9f44f1d10e4cd3ac95df3d3df86744f5715e6d1b", "new_mode": 33188, "new_path": "verilog/rtl/W_CPU_IO_ConfigMem.v" }, { "type": "modify", "old_id": "f8e634a39b83e9c4aa4396c823bc9bded505b440", "old_mode": 33188, "old_path": "verilog/rtl/W_CPU_IO_bot_ConfigMem.v", "new_id": "b35531d2feea1fc9109ea09b12d45902a51b9097", "new_mode": 33188, "new_path": "verilog/rtl/W_CPU_IO_bot_ConfigMem.v" }, { "type": "modify", "old_id": "4a7945b5c8eee6ca8335b686666b94d7db8f2f54", "old_mode": 33188, "old_path": "verilog/rtl/W_CPU_IO_bot_switch_matrix.v", "new_id": "7e9dc2946893bb1c36e28d017b4abb2ea9ced5dc", "new_mode": 33188, "new_path": "verilog/rtl/W_CPU_IO_bot_switch_matrix.v" }, { "type": "modify", "old_id": "6affee23779155968f997f6143154f61d8f42f57", "old_mode": 33188, "old_path": "verilog/rtl/W_CPU_IO_bot_tile.v", "new_id": "9469d67ba719f8b58c27f0531d05a4c03faea5b0", "new_mode": 33188, "new_path": "verilog/rtl/W_CPU_IO_bot_tile.v" }, { "type": "modify", "old_id": "86d1495e71f76a5c1a07a48ddbfed405ff427ca2", "old_mode": 33188, "old_path": "verilog/rtl/W_CPU_IO_switch_matrix.v", "new_id": "851f85c959e7f09e6eb9395c54545f964d7b6420", "new_mode": 33188, "new_path": "verilog/rtl/W_CPU_IO_switch_matrix.v" }, { "type": "modify", "old_id": "3a217767d494a3adbf706af51cc3c4e0b5b0c3e3", "old_mode": 33188, "old_path": "verilog/rtl/W_CPU_IO_tile.v", "new_id": "83555464e3bb28c267adb8be37e6cd441d48b8e8", "new_mode": 33188, "new_path": "verilog/rtl/W_CPU_IO_tile.v" }, { "type": "modify", "old_id": "03531a8971fccf1532d18a8d21072652fa8f4c8c", "old_mode": 33188, "old_path": "verilog/rtl/W_IO_ConfigMem.v", "new_id": "e49fadc329e5acc7b432021a2451f184e9e5f202", "new_mode": 33188, "new_path": "verilog/rtl/W_IO_ConfigMem.v" }, { "type": "modify", "old_id": "e301a8750e0ab51ecda64a50593517e64b0b4f64", "old_mode": 33188, "old_path": "verilog/rtl/W_IO_switch_matrix.v", "new_id": "fac4c0ae392d0ec9e8be7994ad65ef768e36aa68", "new_mode": 33188, "new_path": "verilog/rtl/W_IO_switch_matrix.v" }, { "type": "modify", "old_id": "94f377146e71c30ce3a1e1434d7fe3e7f3ee54c9", "old_mode": 33188, "old_path": "verilog/rtl/W_IO_tile.v", "new_id": "ab4f260ad8f960f4e45f23fc952d3d9c32aaf9c2", "new_mode": 33188, "new_path": "verilog/rtl/W_IO_tile.v" }, { "type": "delete", "old_id": "3f1484b55260ce2d2ef0e93411d708af7301a5a5", "old_mode": 33188, "old_path": "verilog/rtl/arbiter.v", "new_id": "0000000000000000000000000000000000000000", "new_mode": 0, "new_path": "/dev/null" }, { "type": "modify", "old_id": "d700b235c5f14e1fb1ef541fe48b8137e1746e7a", "old_mode": 33188, "old_path": "verilog/rtl/bitbang.v", "new_id": "17e691d573a2a228c2aceecacd59a1bc16b846c3", "new_mode": 33188, "new_path": "verilog/rtl/bitbang.v" }, { "type": "modify", "old_id": "0a50cdebcef88be4ff4c27e1aafe81e0043f1226", "old_mode": 33188, "old_path": "verilog/rtl/config_UART.v", "new_id": "1cf9cd20fdc55757e5ed7cd97add298fa6ec2cdf", "new_mode": 33188, "new_path": "verilog/rtl/config_UART.v" }, { "type": "delete", "old_id": "50c3dcbe86936bedcc3f9c98578d1f3ffbbe15ab", "old_mode": 33188, "old_path": "verilog/rtl/eFPGA_CPU_top.synthesis.v", "new_id": "0000000000000000000000000000000000000000", "new_mode": 0, "new_path": "/dev/null" }, { "type": "modify", "old_id": "f347878fdb37344ef93254805f1e397b0e47ce82", "old_mode": 33188, "old_path": "verilog/rtl/eFPGA_CPU_top.v", "new_id": "4e543cc52b817807367eeceb0074cdc29d48c233", "new_mode": 33188, "new_path": "verilog/rtl/eFPGA_CPU_top.v" }, { "type": "modify", "old_id": "bd1905873fb610222e5355f4ed03e93ed8bf18d0", "old_mode": 33188, "old_path": "verilog/rtl/fabric_DSP_tile.v", "new_id": "217478b44b037c83f23e7d9b194c767b2ab5f612", "new_mode": 33188, "new_path": "verilog/rtl/fabric_DSP_tile.v" }, { "type": "modify", "old_id": "40edac48d1773955eb5931a1ca6333b8eb8901da", "old_mode": 33188, "old_path": "verilog/rtl/forte_soc_top.v", "new_id": "41cacf691a4c9bf63da5e2900820d1ba2ca6791b", "new_mode": 33188, "new_path": "verilog/rtl/forte_soc_top.v" }, { "type": "modify", "old_id": "5e113e0338ad16d8ee50d246c3053efd27f961a3", "old_mode": 33188, "old_path": "verilog/rtl/ibex_alu.v", "new_id": "b2bf9630ec37ea273cfb2b5c221033ff6afcbf49", "new_mode": 33188, "new_path": "verilog/rtl/ibex_alu.v" }, { "type": "modify", "old_id": "0facb16b284251aa3bc5a7886ddb29daeb6353fd", "old_mode": 33188, "old_path": "verilog/rtl/ibex_compressed_decoder.v", "new_id": "9fea3340b52689fe702377fdf8a5dd61d69a4574", "new_mode": 33188, "new_path": "verilog/rtl/ibex_compressed_decoder.v" }, { "type": "modify", "old_id": "47576ddc3b3e54fb2842beecb38f35346e9872ab", "old_mode": 33188, "old_path": "verilog/rtl/ibex_controller.v", "new_id": "5f473786f5a845d3969228366c44d1f7eeafde61", "new_mode": 33188, "new_path": "verilog/rtl/ibex_controller.v" }, { "type": "modify", "old_id": "006c3c704ef1ff602944ad0ec9f7d1f8ef3f10a3", "old_mode": 33188, "old_path": "verilog/rtl/ibex_core.v", "new_id": "eaa68a141c569a42a4a98eb853db0834737a117c", "new_mode": 33188, "new_path": "verilog/rtl/ibex_core.v" }, { "type": "modify", "old_id": "de65825de9dd9dc87bc61724a4b1e0bff5c31001", "old_mode": 33188, "old_path": "verilog/rtl/ibex_cs_registers.v", "new_id": "ecd1531c220dc67711a788a08488f5135f007480", "new_mode": 33188, "new_path": "verilog/rtl/ibex_cs_registers.v" }, { "type": "modify", "old_id": "fc24f328bd4edc588921d09cfe95592f16c27d01", "old_mode": 33188, "old_path": "verilog/rtl/ibex_decoder.v", "new_id": "a32beb287108491df9455950ff3e6ca7959a1b00", "new_mode": 33188, "new_path": "verilog/rtl/ibex_decoder.v" }, { "type": "modify", "old_id": "8b137891791fe96927ad78e64b0aad7bded08bdc", "old_mode": 33188, "old_path": "verilog/rtl/ibex_defines.v", "new_id": "aa4136ee2dadc0e5fc2532127c757f8ba8b273f7", "new_mode": 33188, "new_path": "verilog/rtl/ibex_defines.v" }, { "type": "modify", "old_id": "84e0f2a924dc178028daa7fbb540eea93cefe9ff", "old_mode": 33188, "old_path": "verilog/rtl/ibex_eFPGA.v", "new_id": "dc3ed4748c81131c91ec88e1b877ae0cea0a8057", "new_mode": 33188, "new_path": "verilog/rtl/ibex_eFPGA.v" }, { "type": "modify", "old_id": "d183c8bce8dbac54a0408cbb3475f1a7aa711afa", "old_mode": 33188, "old_path": "verilog/rtl/ibex_ex_block.v", "new_id": "1f15fedf4f2a1ac85f9360bb63979c29d93f1b45", "new_mode": 33188, "new_path": "verilog/rtl/ibex_ex_block.v" }, { "type": "modify", "old_id": "18bc7f7afb360d3475a0d985f676941577aeba7d", "old_mode": 33188, "old_path": "verilog/rtl/ibex_fetch_fifo.v", "new_id": "5df67f9f14c9f91ffaa862deaeec35891e812ed2", "new_mode": 33188, "new_path": "verilog/rtl/ibex_fetch_fifo.v" }, { "type": "modify", "old_id": "5be272369e1b0ebf9681d2aa936d35e7d5ab605f", "old_mode": 33188, "old_path": "verilog/rtl/ibex_id_stage.v", "new_id": "203947e66d36aca82284107e9d3d290d4d743ec0", "new_mode": 33188, "new_path": "verilog/rtl/ibex_id_stage.v" }, { "type": "modify", "old_id": "6171de0ded0af47f121ba096ffaf304b4638feae", "old_mode": 33188, "old_path": "verilog/rtl/ibex_if_stage.v", "new_id": "446c5e4cbbcbbde7fcd2c7008230eeeb62bb9087", "new_mode": 33188, "new_path": "verilog/rtl/ibex_if_stage.v" }, { "type": "modify", "old_id": "81dbf3fcd408baf5fdd43465e351e20e2a393926", "old_mode": 33188, "old_path": "verilog/rtl/ibex_int_controller.v", "new_id": "515472c790cb4d3193c7737a6fe59016a7fa10ac", "new_mode": 33188, "new_path": "verilog/rtl/ibex_int_controller.v" }, { "type": "modify", "old_id": "4cfd5d237c693516dad22235b3b2c9c5a53ec7d7", "old_mode": 33188, "old_path": "verilog/rtl/ibex_load_store_unit.v", "new_id": "40e79fb5c177fa77bcb92fb1736e126320d52fdf", "new_mode": 33188, "new_path": "verilog/rtl/ibex_load_store_unit.v" }, { "type": "modify", "old_id": "2076f8bd3641c35f2c6b8a3c05d2b50bcce2ddd6", "old_mode": 33188, "old_path": "verilog/rtl/ibex_multdiv_fast.v", "new_id": "1ea722646005a27f4d2bdbbafcdee51a2aa305c8", "new_mode": 33188, "new_path": "verilog/rtl/ibex_multdiv_fast.v" }, { "type": "delete", "old_id": "228165202b20e22feb6d465e7534ece7b6f1edb0", "old_mode": 33188, "old_path": "verilog/rtl/ibex_multdiv_slow.v", "new_id": "0000000000000000000000000000000000000000", "new_mode": 0, "new_path": "/dev/null" }, { "type": "modify", "old_id": "6158f4c046b3f2882455776081e2f1895848caf5", "old_mode": 33188, "old_path": "verilog/rtl/ibex_prefetch_buffer.v", "new_id": "84b4eb18a2b08778d0c02c82136621fc7fefaca4", "new_mode": 33188, "new_path": "verilog/rtl/ibex_prefetch_buffer.v" }, { "type": "modify", "old_id": "e8df598932c5d156c59923554d46c38eb4c32026", "old_mode": 33188, "old_path": "verilog/rtl/ibex_register_file.v", "new_id": "1831b39ef4775f48193c7443f93dd3bf5c0e44f5", "new_mode": 33188, "new_path": "verilog/rtl/ibex_register_file.v" }, { "type": "modify", "old_id": "ebae028abf6cccb37718aeef338e29d944c910a3", "old_mode": 33188, "old_path": "verilog/rtl/inter.v", "new_id": "53627068f7e6c4144687507bc8e2cc7d135fe542", "new_mode": 33188, "new_path": "verilog/rtl/inter.v" }, { "type": "modify", "old_id": "e007763821edfb50929d876ba38601ca0a6bbe2e", "old_mode": 33188, "old_path": "verilog/rtl/inter_read.v", "new_id": "413256dfa96b820062c118b7496612545784f783", "new_mode": 33188, "new_path": "verilog/rtl/inter_read.v" }, { "type": "modify", "old_id": "d5e3361036030634d4590583321369084dc30bff", "old_mode": 33188, "old_path": "verilog/rtl/models_pack.v", "new_id": "b30bd69b265c5a64ae5f30abbccd21936ec1570e", "new_mode": 33188, "new_path": "verilog/rtl/models_pack.v" }, { "type": "modify", "old_id": "c94f124a59713cb5959571ce0f69a274845e1e0b", "old_mode": 33188, "old_path": "verilog/rtl/peripheral.v", "new_id": "e36b0319f10f56430b541639e398967e7746c225", "new_mode": 33188, "new_path": "verilog/rtl/peripheral.v" }, { "type": "modify", "old_id": "4c79019650bca4c01767b4fa9d6988dae224cd7f", "old_mode": 33188, "old_path": "verilog/rtl/prim_clock_gating.v", "new_id": "373526e473077e19a494390244ff445542b03c41", "new_mode": 33188, "new_path": "verilog/rtl/prim_clock_gating.v" }, { "type": "delete", "old_id": "26ea78ea7950bdb1c21704b8bb749d253fad8b8d", "old_mode": 33188, "old_path": "verilog/rtl/ram.v", "new_id": "0000000000000000000000000000000000000000", "new_mode": 0, "new_path": "/dev/null" }, { "type": "modify", "old_id": "4e36573404822d4d3f265e24e43a5d74943762e3", "old_mode": 33188, "old_path": "verilog/rtl/uart.v", "new_id": "92a334563fa95888b69e9f5f04832ade505d5337", "new_mode": 33188, "new_path": "verilog/rtl/uart.v" }, { "type": "modify", "old_id": "696debacb88334faff0eafca99677063c37ebaed", "old_mode": 33188, "old_path": "verilog/rtl/uart_to_mem.v", "new_id": "5d313865c9300958530cc2af0a8e1f977153f46a", "new_mode": 33188, "new_path": "verilog/rtl/uart_to_mem.v" }, { "type": "delete", "old_id": "3537de803dd1d472e447f0791344cbf5c9391455", "old_mode": 33188, "old_path": "verilog/rtl/uprj_netlists.v", "new_id": "0000000000000000000000000000000000000000", "new_mode": 0, "new_path": "/dev/null" }, { "type": "delete", "old_id": "26081e98ecdd98ac1a677c29dfbd5fb0dbc4ee53", "old_mode": 33188, "old_path": "verilog/rtl/user_proj_example.v", "new_id": "0000000000000000000000000000000000000000", "new_mode": 0, "new_path": "/dev/null" }, { "type": "modify", "old_id": "ffea2074e86d0d672ce6e7052ab6cd74376bb3fb", "old_mode": 33188, "old_path": "verilog/rtl/user_project_wrapper.v", "new_id": "9545692f3fe8545f82d3ce5721f17cf154c589db", "new_mode": 33188, "new_path": "verilog/rtl/user_project_wrapper.v" } ] }