commit 9294dde0091e9bf9d8cd5fa3027848d74768eb0b
author Shalini24Kanna <73480418+Shalini24Kanna@users.noreply.github.com> Thu Mar 25 18:08:54 2021 -0400
committer GitHub <noreply@github.com> Thu Mar 25 18:08:54 2021 -0400
tree ed5358895ba562beb9ae7c7ed050077bdaff4bc2
parent 6ea9803b9712f16b91b7cc167c1c342b6c55a5cf

Create README.md

README.md

diff --git a/README.md b/README.md
index 152d694..3e9931c 100644
--- a/README.md
+++ b/README.md
@@ -396,16 +396,17 @@
 
 o	Command to simulate .Spice files of conventional design layout
         
-        `
+        
     
 
 ## 9.Future Works
 
+Layout simulation of 10Bit Potentiometer DAC and plotting INL & DNL for 10Bit DAC layout. Runtime for layout can be reduced further.
 
 ## 10.Contributors
 
-Shalini Kanna - kannashalini97@gmail.com 
+Shalini Kanna, Masters of Science in Computer Engineering, University of Massachusetts Lowell, Lowell,MA, USA. Contact: kannashalini97@gmail.com, [LinkedIn](https://www.linkedin.com/in/shalini-kanna/)
 
-Harshitha Basavaraju - harshithab0707@gmail.com
+Harshitha Basavaraju, PhD Scholar @ Contact: harshithab0707@gmail.com
 
 Skandha Deepsita S, PhD Scholar @ IIITDM Kancheepuram; Contact:- skandha.deepsita5@gmail.com, linkedin.com/in/skandha-deepsita-sarvepalli-027433ba