)]}'
{
  "commit": "8e38c058d43caefeeebb1e2a1ad1c6d40e223556",
  "tree": "b8f88cc257cb370fcbbe9b15c1a3daa83b8f3c92",
  "parents": [
    "657e7d9bbcaab6e28fce474c89e6c7225410112c"
  ],
  "author": {
    "name": "abdullahyildiz",
    "email": "abdullah.yildiz@yongatek.com",
    "time": "Tue Jun 08 15:36:39 2021 +0300"
  },
  "committer": {
    "name": "abdullahyildiz",
    "email": "abdullah.yildiz@yongatek.com",
    "time": "Tue Jun 08 15:36:39 2021 +0300"
  },
  "message": "Create list_ch08_01_uart_rx.v\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "36fd60fdbe8aafc5b20cf44aebab6f941c72b224",
      "new_mode": 33188,
      "new_path": "verilog/rtl/list_ch08_01_uart_rx.v"
    }
  ]
}