)]}'
{
  "commit": "657e7d9bbcaab6e28fce474c89e6c7225410112c",
  "tree": "d7df91ecc8939b5c5bb9b48fc61ee836410b73e9",
  "parents": [
    "593a07ad7c5fb5b4a680c0e4e235de6019f794df"
  ],
  "author": {
    "name": "abdullahyildiz",
    "email": "abdullah.yildiz@yongatek.com",
    "time": "Tue Jun 08 15:36:36 2021 +0300"
  },
  "committer": {
    "name": "abdullahyildiz",
    "email": "abdullah.yildiz@yongatek.com",
    "time": "Tue Jun 08 15:36:36 2021 +0300"
  },
  "message": "Create list_ch08_03_uart_tx.v\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "16e6dce7941722bd95fac552dde22c9214d390a8",
      "new_mode": 33188,
      "new_path": "verilog/rtl/list_ch08_03_uart_tx.v"
    }
  ]
}