)]}'
{
  "commit": "b8597a7e3c66741149a625d6da2ae2661ccca9a4",
  "tree": "2b926c8e1ae8b40c2a6be98741c3d57a4bba853a",
  "parents": [
    "53295f0a7e22df6327288e2e11e30b03fcd3cefa"
  ],
  "author": {
    "name": "mrg",
    "email": "mrg@ucsc.edu",
    "time": "Mon Jun 14 16:54:36 2021 -0700"
  },
  "committer": {
    "name": "mrg",
    "email": "mrg@ucsc.edu",
    "time": "Mon Jun 14 16:54:36 2021 -0700"
  },
  "message": "Move sram_clk to user_project_wrapper\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "de26d8b8c8460f0e4ba15d01b9a2bca19c6b725a",
      "old_mode": 33188,
      "old_path": "openlane/openram_testchip/config.tcl",
      "new_id": "3c81ce383063201b137db3bd244b9074d8a1e683",
      "new_mode": 33188,
      "new_path": "openlane/openram_testchip/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "644e49a3543935a79b77b471fb887c72527c0849",
      "old_mode": 33188,
      "old_path": "openlane/openram_testchip/openram_testchip.sdc",
      "new_id": "5f914634658d1c5787e7a4c785ccd2ad336e544e",
      "new_mode": 33188,
      "new_path": "openlane/openram_testchip/openram_testchip.sdc"
    },
    {
      "type": "modify",
      "old_id": "2031dcb6385c212c5f0f7f71b4db3ac3e957721c",
      "old_mode": 33188,
      "old_path": "openlane/openram_testchip/pin_order.cfg",
      "new_id": "9402f88cd5e9202e5f1ac04c25ae2aeacb39b486",
      "new_mode": 33188,
      "new_path": "openlane/openram_testchip/pin_order.cfg"
    },
    {
      "type": "modify",
      "old_id": "f40c1d4be65ce37fdac7248ab0b3110fed5084e3",
      "old_mode": 33261,
      "old_path": "openlane/user_project_wrapper/config.tcl",
      "new_id": "4b6844cb2364621d89b64be3eb4f817478887f04",
      "new_mode": 33261,
      "new_path": "openlane/user_project_wrapper/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "9a9ef9c923d2eb3fa10eb5237dfd2b34feaaf7b2",
      "old_mode": 33188,
      "old_path": "openlane/user_project_wrapper/macro.cfg",
      "new_id": "ed4bc40048b5b1febdf078445707a1121becf8ac",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/macro.cfg"
    },
    {
      "type": "modify",
      "old_id": "f8aa54e4aee4cbca5aeaf352316fac668708e10f",
      "old_mode": 33188,
      "old_path": "verilog/rtl/openram_testchip.v",
      "new_id": "8dbb34da2fad6b9cf2f1fef126f41f6d0ea1760e",
      "new_mode": 33188,
      "new_path": "verilog/rtl/openram_testchip.v"
    },
    {
      "type": "modify",
      "old_id": "d74db1eba7dff5ea369992cf2b5bbbc26a99ab7f",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "5e9e3e54246415e2335710f96f677ef5d09ba702",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    }
  ]
}